Pasquale Corsonello

ORCID

Publication Activity (10 Years)

Years Active: 1998-2024
Publications (10 Years): 37

Top Venues

IEEE Trans. Very Large Scale Integr. Syst.

IEEE Trans. Circuits Syst. II Express Briefs

Int. J. Circuit Theory Appl.

ICECS

Publications

Fanny Spagnolo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri
Approximate bilateral filters for real-time and low-energy imaging applications on FPGAs. J. Supercomput. 80 (11) (2024)
Fanny Spagnolo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri
Efficient implementation of signed multipliers on FPGAs. Comput. Electr. Eng. 116 (2024)
Cosimo Ieracitano, Nadia Mammone, Fanny Spagnolo, Fabio Frustaci, Stefania Perri, Pasquale Corsonello, Francesco Carlo Morabito
An explainable embedded neural system for on-board ship detection from optical satellite imagery. Eng. Appl. Artif. Intell. 133 (2024)
Fanny Spagnolo, Stefania Perri, Massimo Vatalaro, Fabio Frustaci, Felice Crupi, Pasquale Corsonello
Exploring the Usage of Fast Carry Chains to Implement Multistage Ring Oscillators on FPGAs: Design and Characterization. IEEE Trans. Very Large Scale Integr. Syst. 32 (8) (2024)
Fabio Frustaci, Fanny Spagnolo, Stefania Perri, Pasquale Corsonello
A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers. IEEE Trans. Circuits Syst. II Express Briefs 70 (2) (2023)
Bharat Lal, Miguel Heredia Conde, Pasquale Corsonello, Raffaele Gravina
Secure and Energy-Efficient ECG Signal Monitoring in the IoT Healthcare using Compressive Sensing. DASC/PiCom/CBDCom/CyberSciTech (2023)
Bharat Lal, Qimeng Li, Pasquale Corsonello, Raffaele Gravina
Abnormal ECG Detection in Wearable Devices Using Compressed Learning. ICNSC (2023)
Fanny Spagnolo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri
Design of Approximate Bilateral Filters for Image Denoising on FPGAs. IEEE Access 11 (2023)
Stefania Perri, Fanny Spagnolo, Fabio Frustaci, Pasquale Corsonello
Design of Leading Zero Counters on FPGAs. IEEE Embed. Syst. Lett. 15 (3) (2023)
Mario Andrea Sangiovanni, Fanny Spagnolo, Pasquale Corsonello
Hardware-Oriented Multi-Exposure Fusion Approach for Real-Time Video Processing on FPGA. PRIME (2022)
Stefania Perri, Fanny Spagnolo, Fabio Frustaci, Pasquale Corsonello
Multibit Full Comparator Logic in Quantum-Dot Cellular Automata. IEEE Trans. Circuits Syst. II Express Briefs 69 (11) (2022)
Fanny Spagnolo, Stefania Perri, Pasquale Corsonello
Approximate Down-Sampling Strategy for Power-Constrained Intelligent Systems. IEEE Access 10 (2022)
Andrea Migali, Fanny Spagnolo, Pasquale Corsonello
Heterogeneous FPGA-based System for Real-Time Drowsiness Detection. PRIME (2022)
Fabio Frustaci, Fanny Spagnolo, Stefania Perri, Giuseppe Cocorullo, Pasquale Corsonello
Robust and High-Performance Machine Vision System for Automatic Quality Inspection in Assembly Processes. Sensors 22 (8) (2022)
Fanny Spagnolo, Stefania Perri, Pasquale Corsonello
Aggressive Approximation of the SoftMax Function for Power-Efficient Hardware Implementations. IEEE Trans. Circuits Syst. II Express Briefs 69 (3) (2022)
Fanny Spagnolo, Salim Ullah, Pasquale Corsonello, Akash Kumar
ERMES: Efficient Racetrack Memory Emulation System based on FPGA. FPL (2022)
Stefania Perri, Fanny Spagnolo, Fabio Frustaci, Pasquale Corsonello
Accuracy Improved Low-Energy Multi-Bit Approximate Adders in QCA. IEEE Trans. Circuits Syst. II Express Briefs 68 (11) (2021)
Stefania Perri, Cristian Sestito, Fanny Spagnolo, Pasquale Corsonello
Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip. J. Imaging 6 (9) (2020)
Fanny Spagnolo, Fabio Frustaci, Stefania Perri, Pasquale Corsonello
A High-Performance and Power-Efficient SIMD Convolution Engine for FPGAs. ICECS (2020)
Stefania Perri, Fabio Frustaci, Fanny Spagnolo, Pasquale Corsonello
Stereo vision architecture for heterogeneous systems-on-chip. J. Real Time Image Process. 17 (2) (2020)
Cristian Sestito, Fanny Spagnolo, Pasquale Corsonello, Stefania Perri
An Efficient Convolution Engine based on the À-trous Spatial Pyramid Pooling. ASAP (2020)
Fanny Spagnolo, Stefania Perri, Pasquale Corsonello
Design of a real-time face detection architecture for heterogeneous systems-on-chips. Integr. 74 (2020)
Stefania Perri, Fanny Spagnolo, Fabio Frustaci, Pasquale Corsonello
Parallel architecture of power-of-two multipliers for FPGAs. IET Circuits Devices Syst. 14 (3) (2020)
Fanny Spagnolo, Stefania Perri, Fabio Frustaci, Pasquale Corsonello
Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip. MECO (2020)
Fabio Frustaci, Stefania Perri, Pasquale Corsonello, Massimo Alioto
Approximate Multipliers With Dynamic Truncation for Energy Reduction via Graceful Quality Degradation. IEEE Trans. Circuits Syst. (12) (2020)
Massimo Alioto, Magdy S. Abadir, Tughrul Arslan, Chirn Chye Boon, Andreas Burg, Chip-Hong Chang, Meng-Fan Chang, Yao-Wen Chang, Poki Chen, Pasquale Corsonello, Paolo Crovetti, Shiro Dosho, Rolf Drechsler, Ibrahim Abe M. Elfadel, Ruonan Han, Masanori Hashimoto, Chun-Huat Heng, Deukhyoun Heo, Tsung-Yi Ho, Houman Homayoun, Yuh-Shyan Hwang, Ajay Joshi, Rajiv V. Joshi, Tanay Karnik, Chulwoo Kim, Tony Tae-Hyoung Kim, Jaydeep Kulkarni, Volkan Kursun, Yoonmyung Lee, Hai Helen Li, Huawei Li, Prabhat Mishra, Baker Mohammad, Mehran Mozaffari Kermani, Makoto Nagata, Koji Nii, Partha Pratim Pande, Bipul C. Paul, Vasilis F. Pavlidis, José Pineda de Gyvez, Ioannis Savidis, Patrick Schaumont, Fabio Sebastiano, Anirban Sengupta, Mingoo Seok, Mircea R. Stan, Mark M. Tehranipoor, Aida Todri-Sanial, Marian Verhelst, Valerio Vignoli, Xiaoqing Wen, Jiang Xu, Wei Zhang, Zhengya Zhang, Jun Zhou, Mark Zwolinski, Stacey Weber
Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory. IEEE Trans. Very Large Scale Integr. Syst. 27 (2) (2019)
Fanny Spagnolo, Stefania Perri, Pasquale Corsonello
An Efficient Hardware-Oriented Single-Pass Approach for Connected Component Analysis. Sensors 19 (14) (2019)
Giuseppe Cocorullo, Pasquale Corsonello, Fabio Frustaci, Lorena-de-los-Angeles Guachi-Guachi, Stefania Perri
Multimodal background subtraction for high-performance embedded systems. J. Real Time Image Process. 16 (5) (2019)
Fanny Spagnolo, Pasquale Corsonello, Stefania Perri
Efficient Architecture for Integral Image Computation on Heterogeneous FPGAs. PRIME (2019)
Fabio Frustaci, Stefania Perri, Pasquale Corsonello, Massimo Alioto
Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation. IEEE Trans. Very Large Scale Integr. Syst. 27 (4) (2019)
Stefania Perri, Fabio Frustaci, Fanny Spagnolo, Pasquale Corsonello
Design of Real-Time FPGA-based Embedded System for Stereo Vision. ISCAS (2018)
Fanny Spagnolo, Stefania Perri, Fabio Frustaci, Pasquale Corsonello
Designing Fast Convolutional Engines for Deep Learning Applications. ICECS (2018)
Fanny Spagnolo, Stefania Perri, Fabio Frustaci, Pasquale Corsonello
Connected Component Analysis for Traffic Sign Recognition Embedded Processing Systems. ICECS (2018)
Giuseppe Cocorullo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri
Design of Efficient BCD Adders in Quantum-Dot Cellular Automata. IEEE Trans. Circuits Syst. II Express Briefs (5) (2017)
Krishnendu Chakrabarty, Massimo Alioto, Bevan M. Baas, Chirn Chye Boon, Meng-Fan Chang, Naehyuck Chang, Yao-Wen Chang, Chip-Hong Chang, Shih-Chieh Chang, Poki Chen, Masud H. Chowdhury, Pasquale Corsonello, Ibrahim Abe M. Elfadel, Said Hamdioui, Masanori Hashimoto, Tsung-Yi Ho, Houman Homayoun, Yuh-Shyan Hwang, Rajiv V. Joshi, Tanay Karnik, Mehran Mozaffari Kermani, Chulwoo Kim, Tae-Hyoung Kim, Jaydeep P. Kulkarni, Eren Kursun, Erik Larsson, Hai (Helen) Li, Huawei Li, Patrick P. Mercier, Prabhat Mishra, Makoto Nagata, Arun S. Natarajan, Koji Nii, Partha Pratim Pande, Ioannis Savidis, Mingoo Seok, Sheldon X.-D. Tan, Mark M. Tehranipoor, Aida Todri-Sanial, Miroslav N. Velev, Xiaoqing Wen, Jiang Xu, Wei Zhang, Zhengya Zhang, Stacey Weber Jackson
Editorial. IEEE Trans. Very Large Scale Integr. Syst. 25 (1) (2017)
Giuseppe Cocorullo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri
Design of efficient QCA multiplexers. Int. J. Circuit Theory Appl. 44 (3) (2016)
Giuseppe Cocorullo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri
An efficient hardware-oriented stereo matching algorithm. Microprocess. Microsystems 46 (2016)
Sandra Costanzo, Francesca Venneri, Antonio Raffo, Giuseppe Di Massa, Pasquale Corsonello
Novel Varactor-Loaded Phasing Line for Reflectarray Unit Cell with Large Reconfigurability Frequency Range. WorldCIST (2) (2015)
Pasquale Corsonello, Stefania Perri, Fabio Frustaci
Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology. ICCD (2015)
Luca Magnelli, Felice Crupi, Pasquale Corsonello, Giuseppe Iannaccone
A sub-1 V nanopower temperature-compensated sub-threshold CMOS voltage reference with 0.065%/V line sensitivity. Int. J. Circuit Theory Appl. 43 (4) (2015)
Pasquale Corsonello, Fabio Frustaci, Stefania Perri
Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology. IEEE Trans. Very Large Scale Integr. Syst. 23 (12) (2015)
Pasquale Corsonello, Fabio Frustaci, Stefania Perri
Power supply noise in accurate delay model for the sub-threshold domain. Integr. 50 (2015)
Marco Lanuzza, Pasquale Corsonello, Stefania Perri
Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs. IEEE Trans. Very Large Scale Integr. Syst. 23 (2) (2015)
Lorena Guachi, Giuseppe Cocorullo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri
A novel background subtraction method based on color invariants and grayscale levels. ICCST (2014)
Pasquale Corsonello, Fabio Frustaci, Marco Lanuzza, Stefania Perri
Over/Undershooting Effects in Accurate Buffer Delay Model for Sub-Threshold Domain. IEEE Trans. Circuits Syst. I Regul. Pap. (5) (2014)
Stefania Perri, Pasquale Corsonello, Giuseppe Cocorullo
Area-Delay Efficient Binary Adders in QCA. IEEE Trans. Very Large Scale Integr. Syst. 22 (5) (2014)
Fabio Frustaci, Marco Lanuzza, Stefania Perri, Pasquale Corsonello
Analyzing noise robustness of wide fan-in dynamic logic gates under process variations. Int. J. Circuit Theory Appl. 42 (5) (2014)
Pasquale Corsonello, Marco Lanuzza, Stefania Perri
Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates. Int. J. Circuit Theory Appl. 42 (1) (2014)
Stefania Perri, Marco Lanuzza, Pasquale Corsonello
Design of high-speed low-power parallel-prefix adder trees in nanometer technologies. Int. J. Circuit Theory Appl. 42 (7) (2014)
Stefania Perri, Pasquale Corsonello, Giuseppe Cocorullo
Adaptive Census Transform: A novel hardware-oriented stereovision algorithm. Comput. Vis. Image Underst. 117 (1) (2013)
Marco Lanuzza, Raffaele De Rose, Fabio Frustaci, Stefania Perri, Pasquale Corsonello
Comparative analysis of yield optimized pulsed flip-flops. Microelectron. Reliab. 52 (8) (2012)
Marco Lanuzza, Pasquale Corsonello, Stefania Perri
Low-Power Level Shifter for Multi-Supply Voltage Designs. IEEE Trans. Circuits Syst. II Express Briefs (12) (2012)
Paolo Zicari, Stefania Perri, Pasquale Corsonello, Giuseppe Cocorullo
Low-cost FPGA stereo vision system for real time disparity maps calculation. Microprocess. Microsystems 36 (4) (2012)
Fabio Frustaci, Stefania Perri, Marco Lanuzza, Pasquale Corsonello
Energy-efficient single-clock-cycle binary comparator. Int. J. Circuit Theory Appl. 40 (3) (2012)
Fabio Frustaci, Pasquale Corsonello, Stefania Perri
Analytical Delay Model Considering Variability Effects in Subthreshold Domain. IEEE Trans. Circuits Syst. II Express Briefs (3) (2012)
Fabio Frustaci, Massimo Alioto, Pasquale Corsonello
Tapered-Vth Approach for Energy-Efficient CMOS Buffers. IEEE Trans. Circuits Syst. I Regul. Pap. (11) (2011)
Fabio Frustaci, Pasquale Corsonello, Massimo Alioto
Optimization and evaluation of tapered-VTH approach for energy-efficient CMOS buffers. ECCTD (2011)
Fabio Frustaci, Pasquale Corsonello, Massimo Alioto
Tapered-VTH CMOS buffer design for improved energy efficiency in deep nanometer technology. ISCAS (2011)
Stefania Perri, Pasquale Corsonello
Fast-squarer circuits using 3-bit-scan without overlapping bits. Int. J. Circuit Theory Appl. 39 (10) (2011)
Luca Magnelli, Felice Crupi, Pasquale Corsonello, Calogero Pace, Giuseppe Iannaccone
A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference. IEEE J. Solid State Circuits 46 (2) (2011)
Stefania Perri, Pasquale Corsonello
Efficient memory architecture for image processing. Int. J. Circuit Theory Appl. 39 (3) (2011)
Sohit Solanki, Fabio Frustaci, Pasquale Corsonello
A Low-Leakage Single-Ended 6T SRAM Cell. ICETET (2010)
Marco Lanuzza, Raffaele De Rose, Fabio Frustaci, Stefania Perri, Pasquale Corsonello
Impact of Process Variations on Flip-Flops Energy and Timing Characteristics. ISVLSI (2010)
Sumit Kansal, Marco Lanuzza, Pasquale Corsonello
Impact of Random Process Variations on Different 65nm SRAM Cell Topologies. ICETET (2010)
Marco Lanuzza, Raffaele De Rose, Fabio Frustaci, Stefania Perri, Pasquale Corsonello
Impact of Process Variations on Pulsed Flip-Flops: Yield Improving Circuit-Level Techniques and Comparative Analysis. PATMOS (2010)
Fabio Frustaci, Stefania Perri, Marco Lanuzza, Pasquale Corsonello
A new low-power high-speed single-clock-cycle binary comparator. ISCAS (2010)
Marco Lanuzza, Paolo Zicari, Fabio Frustaci, Stefania Perri, Pasquale Corsonello
Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications. ACM Trans. Reconfigurable Technol. Syst. 4 (1) (2010)
Sohan Purohit, Marco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala
Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath. VLSI Design (2009)
Fabio Frustaci, Marco Lanuzza, Paolo Zicari, Stefania Perri, Pasquale Corsonello
Designing High-Speed Adders in Power-Constrained Environments. IEEE Trans. Circuits Syst. II Express Briefs (2) (2009)
Fabio Frustaci, Marco Lanuzza, Paolo Zicari, Stefania Perri, Pasquale Corsonello
Low-power split-path data-driven dynamic logic. IET Circuits Devices Syst. 3 (6) (2009)
Marco Lanuzza, Paolo Zicari, Fabio Frustaci, Stefania Perri, Pasquale Corsonello
An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications. ARC (2009)
Sohan Purohit, Marco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala
Design and Evaluation of an Energy-Delay-Area Efficient Datapath for Coarse-Grain Reconfigurable Computing Systems. J. Low Power Electron. 5 (3) (2009)
Aakash Jain, Giovanni Staino, Pasquale Corsonello
Quad-Port Memory Blocks in Radiation-Tolerant FPGAs: An Application for Image Processing Systems. ICETET (2009)
Sohan Purohit, Martin Margala, Marco Lanuzza, Pasquale Corsonello
New performance/power/area efficient, reliable full adder design. ACM Great Lakes Symposium on VLSI (2009)
Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala, Pasquale Corsonello
Power-Efficient High Throughput Reconfigurable Datapath Design for Portable Multimedia Devices. ReConFig (2008)
Stefania Perri, Pasquale Corsonello
Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator. IEEE Trans. Circuits Syst. II Express Briefs (12) (2008)
Paolo Zicari, Pasquale Corsonello, Stefania Perri, Giuseppe Cocorullo
A matrix product accelerator for field programmable systems on chip. Microprocess. Microsystems 32 (2) (2008)
Fabio Frustaci, Pasquale Corsonello, Stefania Perri, Giuseppe Cocorullo
High-performance noise-tolerant circuit techniques for CMOS dynamic logic. IET Circuits Devices Syst. 2 (6) (2008)
Marco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala
Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing. PATMOS (2008)
Fabio Frustaci, Pasquale Corsonello, Stefania Perri, Giuseppe Cocorullo
A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, Performance and Energy Dissipation. PATMOS (2008)
Sohan Purohit, Sai Rahul Chalamalasetti, Martin Margala, Pasquale Corsonello
Power/throughput/area efficient PIM-based reconfigurable array for parallel processing. SoCC (2008)
Paolo Zicari, Emanuele Sciagura, Stefania Perri, Pasquale Corsonello
A programmable carrier phase independent symbol timing recovery circuit for QPSK/OQPSK signals. Microprocess. Microsystems 32 (8) (2008)
Emanuele Sciagura, Paolo Zicari, Stefania Perri, Pasquale Corsonello
An efficient and optimized FPGA Feedback M-PSK Symbol Timing Recovery Architecture based on the Gardner Timing Error Detector. DSD (2007)
Stefania Perri, Pasquale Corsonello
VLSI implementations of efficient isotropic flexible 2D convolvers. IET Circuits Devices Syst. 1 (4) (2007)
Pasquale Corsonello, Stefania Perri, Giovanni Staino, Marco Lanuzza, Giuseppe Cocorullo
Design and Implementation of a 90nm Low bit-rate Image Compression Core. DSD (2007)
Marco Lanuzza, Stefania Perri, Pasquale Corsonello
MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing. SAMOS (2007)
Marco Lanuzza, Stefania Perri, Pasquale Corsonello, Martin Margala
A New Reconfigurable Coarse-Grain Architecture for Multimedia Applications. AHS (2007)
Paolo Zicari, Pasquale Corsonello, Stefania Perri
An Efficient Bit-Detection and Timing Recovery Circuit for FPGAs. ICECS (2006)
Pasquale Corsonello, Stefania Perri, Giovanni Staino, Marco Lanuzza, Giuseppe Cocorullo
Low bit rate image compression core for onboard space applications. IEEE Trans. Circuits Syst. Video Technol. 16 (1) (2006)
Stefania Perri, Maria Antonia Iachino, Pasquale Corsonello
Simd Multipliers for Accelerating Embedded Processors in FPGAS. J. Circuits Syst. Comput. 15 (4) (2006)
Fabio Frustaci, Pasquale Corsonello, Stefania Perri, Giuseppe Cocorullo
Leakage energy reduction techniques in deep submicron cache memories: a comparative study. ISCAS (2006)
Pasquale Corsonello, Stefania Perri, Martin Margala
An integrated countermeasure against differential power analysis for secure smart-cards. ISCAS (2006)
Fabio Frustaci, Pasquale Corsonello, Stefania Perri, Giuseppe Cocorullo
Techniques for Leakage Energy Reduction in Deep Submicrometer Cache Memories. IEEE Trans. Very Large Scale Integr. Syst. 14 (11) (2006)
Stefania Perri, Daniela Colonna, Paolo Zicari, Pasquale Corsonello
SAD-Based Stereo Matching Circuit for FPGAs. ICECS (2006)
Pasquale Corsonello, Stefania Perri, Martin Margala
Efficient Addition Circuits for Modular Design of Processors-in-Memory. IEEE Trans. Circuits Syst. I Regul. Pap. (8) (2005)
Marco Lanuzza, Stefania Perri, Martin Margala, Pasquale Corsonello
Low-Cost Fully Reconfigurable Data-Path for FPGA-Based Multimedia Processor. FPL (2005)
Pasquale Corsonello, Stefania Perri
Efficient Reconfigurable Manchester Adders for Low-power Media Processing. J. Circuits Syst. Comput. 14 (1) (2005)
Stefania Perri, Pasquale Corsonello, Giuseppe Cocorullo
Fast Low-Power 64-Bit Modular Hybrid Adder. PATMOS (2005)
Pasquale Corsonello, Stefania Perri, Paolo Zicari, Giuseppe Cocorullo
Microprocessor-based FPGA implementation of SPIHT image compression subsystems. Microprocess. Microsystems 29 (6) (2005)
Marco Lanuzza, Martin Margala, Pasquale Corsonello
Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications. ISLPED (2005)

Pasquale Corsonello.css-eqlu8i{font-size:small;padding-left:4px;}

Publication Activity (10 Years)

Top Topics

Top Venues

Pasquale Corsonello