Login / Signup
Power/throughput/area efficient PIM-based reconfigurable array for parallel processing.
Sohan Purohit
Sai Rahul Chalamalasetti
Martin Margala
Pasquale Corsonello
Published in:
SoCC (2008)
Keyphrases
</>
parallel processing
computational power
parallel architectures
distributed processing
processing speed
parallel execution
response time
tree decomposition
pc cluster
electronic circuits
ibm sp
parallel computation
parallel programming
parallel computers