Takashi Morie

ORCID

Publication Activity (10 Years)

Years Active: 1994-2024
Publications (10 Years): 41

Top Venues

Publications

Soshi Hirayae, Kanta Yoshioka, Atsuki Yokota, Ichiro Kawashima, Yuichiro Tanaka, Yuichi Katori, Osamu Nomura, Takashi Morie, Hakaru Tamukoh
Enhancing Memory Capacity of Reservoir Computing with Delayed Input and Efficient Hardware Implementation with Shift Registers. ISCAS (2024)
Tomoya Shiba, Akinobu Mizutani, Yuga Yano, Tomohiro Ono, Shoshi Tokuno, Daiju Kanaoka, Yukiya Fukuda, Hayato Amano, Mayu Koresawa, Yoshifumi Sakai, Ryogo Takemoto, Katsunori Tamai, Kazuo Nakahara, Hiroyuki Hayashi, Satsuki Fujimatsu, Yusuke Mizoguchi, Moeno Anraku, Mayo Suzuka, Lu Shen, Kohei Maeda, Fumiya Matsuzaki, Ikuya Matsumoto, Kazuya Murai, Kosei Isomoto, Kim Minje, Yuichiro Tanaka, Takashi Morie, Hakaru Tamukoh
Hibikino-Musashi@Home 2023 Team Description Paper. CoRR (2023)
Yusuke Sakemi, Kai Morino, Takashi Morie, Kazuyuki Aihara
A Supervised Learning Algorithm for Multilayer Spiking Neural Networks Based on Temporal Coding Toward Energy-Efficient VLSI Processor Design. IEEE Trans. Neural Networks Learn. Syst. 34 (1) (2023)
Kanta Yoshioka, Yuichi Katori, Yuichiro Tanaka, Osamu Nomura, Takashi Morie, Hakaru Tamukoh
FPGA Implementation of a Chaotic Boltzmann Machine Annealer. IJCNN (2023)
Ninnart Fuengfusin, Hakaru Tamukoh, Yuichiro Tanaka, Osamu Nomura, Takashi Morie
Efficient Repetition Coding for Deep Learning Towards Implementation Using Emerging Non-Volatile Memory with Write-Errors. IJCNN (2023)
Yusuke Sakemi, Sou Nobukawa, Toshitaka Matsuki, Takashi Morie, Kazuyuki Aihara
Learning Reservoir Dynamics with Temporal Self-Modulation. CoRR (2023)
Osamu Nomura, Yusuke Sakemi, Takeo Hosomi, Takashi Morie
Robustness of Spiking Neural Networks Based on Time-to-First-Spike Encoding Against Adversarial Attacks. IEEE Trans. Circuits Syst. II Express Briefs 69 (9) (2022)
Ichiro Kawashima, Katsumi Tateno, Takashi Morie, Hakaru Tamukoh
A memory-based entorhinal-hippocampal model and its FPGA implementation by on-chip RAMs. ISCAS (2022)
Hiroki Nakagawa, Katsumi Tateno, Kensuke Takada, Takashi Morie
A Neural Network Model of the Entorhinal Cortex and Hippocampus for Event-Order Memory Processing. IEEE Access 10 (2022)
Yutaro Ishida, Sansei Hori, Yuichiro Tanaka, Yuma Yoshimoto, Kouhei Hashimoto, Gouki Iwamoto, Yoshiya Aratani, Kenya Yamashita, Shinya Ishimoto, Kyosuke Hitaka, Fumiaki Yamaguchi, Ryuhei Miyoshi, Kentaro Honda, Yushi Abe, Yoshitaka Kato, Takashi Morie, Hakaru Tamukoh
Hibikino-Musashi@Home 2018 Team Description Paper. CoRR (2022)
Tomoya Shiba, Tomohiro Ono, Shoshi Tokuno, Issei Uchino, Masaya Okamoto, Daiju Kanaoka, Kazutaka Takahashi, Kenta Tsukamoto, Yoshiaki Tsutsumi, Yugo Nakamura, Yukiya Fukuda, Yusuke Hoji, Hayato Amano, Yuma Kubota, Mayu Koresawa, Yoshifumi Sakai, Ryogo Takemoto, Katsunori Tamai, Kazuo Nakahara, Hiroyuki Hayashi, Satsuki Fujimatsu, Akinobu Mizutani, Yusuke Mizoguchi, Yuhei Yoshimitsu, Mayo Suzuka, Ikuya Matsumoto, Yuga Yano, Yuichiro Tanaka, Takashi Morie, Hakaru Tamukoh
Hibikino-Musashi@Home 2022 Team Description Paper. CoRR (2022)
Yusuke Sakemi, Kai Morino, Takashi Morie, Takeo Hosomi, Kazuyuki Aihara
A Spiking Neural Network with Resistively Coupled Synapses Using Time-to-First-Spike Coding Towards Efficient Charge-Domain Computing. ISCAS (2022)
Akinobu Mizutani, Yuichiro Tanaka, Hakaru Tamukoh, Yuichi Katori, Katsumi Tateno, Takashi Morie
Brain-inspired neural network navigation system with hippocampus, prefrontal cortex, and amygdala functions. ISPACS (2021)
Ichiro Kawashima, Yuichi Katori, Takashi Morie, Hakaru Tamukoh
An area-efficient multiply-accumulation architecture and implementations for time-domain neural processing. FPT (2021)
Yusuke Sakemi, Takashi Morie, Takeo Hosomi, Kazuyuki Aihara
Effects of VLSI Circuit Constraints on Temporal-Coding Multilayer Spiking Neural Networks. CoRR (2021)
Masatoshi Yamaguchi, Goki Iwamoto, Yuta Nishimura, Hakaru Tamukoh, Takashi Morie
An Energy-Efficient Time-Domain Analog CMOS BinaryConnect Neural Network Processor Based on a Pulse-Width Modulation Approach. IEEE Access 9 (2021)
Yoeng Jye Yeoh, Takashi Morie, Hakaru Tamukoh
An efficient hardware-oriented dropout algorithm. Neurocomputing 427 (2021)
Yusuke Sakemi, Kai Morino, Takashi Morie, Kazuyuki Aihara
A Supervised Learning Algorithm for Multilayer Spiking Neural Networks Based on Temporal Coding Toward Energy-Efficient VLSI Processor Design. CoRR (2020)
Yutaro Ishida, Takashi Morie, Hakaru Tamukoh
A hardware intelligent processing accelerator for domestic service robots. Adv. Robotics 34 (14) (2020)
Yuichiro Tanaka, Takashi Morie, Hakaru Tamukoh
An Amygdala-Inspired Classical Conditioning Model Implemented on an FPGA for Home Service Robots. IEEE Access 8 (2020)
Yuichiro Tanaka, Yutaro Ishida, Yushi Abe, Tomohiro Ono, Kohei Kabashima, Takuma Sakata, Masashi Fukuyado, Fuyuki Muto, Takumi Yoshii, Kazuki Kanamaru, Daichi Kamimura, Kentaro Nakamura, Yuta Nishimura, Takashi Morie, Hakaru Tamukoh
Hibikino-Musashi@Home 2019 Team Description Paper. CoRR (2020)
Ichiro Kawashima, Takashi Morie, Hakaru Tamukoh
FPGA Implementation of Hardware-Oriented Chaotic Boltzmann Machines. IEEE Access 8 (2020)
Tomohiro Ono, Yuichiro Tanaka, Yutaro Ishida, Yushi Abe, Kazuki Kanamaru, Daichi Kamimura, Kentaro Nakamura, Yuta Nishimura, Shoshi Tokuno, Yuya Mii, Morio Yamauchi, Yuichiro Uemura, Takunori Hashimoto, Yugo Nakamura, Issei Uchino, Daiju Kanaoka, Takeru Hanyu, Kenta Tsukamoto, Takashi Morie, Hakaru Tamukoh
Hibikino-Musashi@Home 2020 Team Description Paper. CoRR (2020)
Masatoshi Yamaguchi, Gouki Iwamoto, Yushi Abe, Yuichiro Tanaka, Yutaro Ishida, Hakaru Tamukoh, Takashi Morie
Live Demonstration: A VLSI Implementation of Time-Domain Analog Weighted-Sum Calculation Model for Intelligent Processing on Robots. ISCAS (2019)
Yoeng Jye Yeoh, Takashi Morie, Hakaru Tamukoh
An Efficient Hardware-Oriented Dropout Algorithm. CoRR (2019)
Masatoshi Yamaguchi, Goki Iwamoto, Hakaru Tamukoh, Takashi Morie
An Energy-efficient Time-domain Analog VLSI Neural Network Processor Based on a Pulse-width Modulation Approach. CoRR (2019)
Yuichi Katori, Hakaru Tamukoh, Takashi Morie
Reservoir Computing Based on Dynamics of Pseudo-Billiard System in Hypercube. IJCNN (2019)
Masatoshi Yamaguchi, Yuichi Katori, Daichi Kamimura, Hakaru Tamukoh, Takashi Morie
A Chaotic Boltzmann Machine Working as a Reservoir and Its Analog VLSI Implementation. IJCNN (2019)
Quan Wang, Hakaru Tamukoh, Takashi Morie
A Time-domain Analog Weighted-sum Calculation Model for Extremely Low Power VLSI Implementation of Multi-layer Neural Networks. CoRR (2018)
Yutaro Ishida, Takashi Morie, Hakaru Tamukoh
Live Demonstration: A Hardware Accelerated Robot Middleware Package for Intelligent Processing on Robots. ISCAS (2018)
Yutaro Ishida, Takashi Morie, Hakaru Tamukoh
A Hardware Accelerated Robot Middleware Package for Intelligent Processing on Robots. ISCAS (2018)
Yoeng Jye Yeoh, Takashi Morie, Hakaru Tamukoh
A Hardware-Oriented Dropout Algorithm for Efficient FPGA Implementation. ICONIP (6) (2017)
Sansei Hori, Yutaro Ishida, Yuta Kiyama, Yuichiro Tanaka, Yuki Kuroda, Masataka Hisano, Yuto Imamura, Tomotaka Himaki, Yuma Yoshimoto, Yoshiya Aratani, Kouhei Hashimoto, Gouki Iwamoto, Hiroto Fujita, Takashi Morie, Hakaru Tamukoh
Hibikino-Musashi@Home 2017 Team Description Paper. CoRR (2017)
Masatoshi Yamaguchi, Hakaru Tamukoh, Hideyuki Suzuki, Takashi Morie
A CMOS chaotic Boltzmann machine circuit and three-neuron network operation. IJCNN (2017)
Dinda Pramanta, Takashi Morie, Hakaru Tamukoh
Synchronization of Pulse-Coupled Phase Oscillators over Multi-FPGA Communication Links. J. Robotics Netw. Artif. Life 4 (1) (2017)
Quan Wang, Hakaru Tamukoh, Takashi Morie
Time-Domain Weighted-Sum Calculation for Ultimately Low Power VLSI Neural Networks. ICONIP (1) (2016)
Ludovic Hofer, Michio Tanaka, Hakaru Tamukoh, Amir Ali Forough Nassiraei, Takashi Morie
Depth-Based Visual Servoing Using Low-Accurate Arm. SCIS&ISIS (2016)
Masatoshi Yamaguchi, Takashi Kato, Quan Wang, Hideyuki Suzuki, Hakaru Tamukoh, Takashi Morie
A CMOS Unit Circuit Using Subthreshold Operation of MOSFETs for Chaotic Boltzmann Machines. ICONIP (1) (2016)
Ludovic Hofer, Michio Tanaka, Hakaru Tamukoh, Amir Ali Forough Nassiraei, Takashi Morie
Depth-Based Visual Servoing Using Low-Accurate Arm. CoRR (2016)
Sansei Hori, Takashi Morie, Hakaru Tamukoh
Restricted Boltzmann Machines Without Random Number Generators for Efficient Digital Hardware Implementation. ICANN (1) (2016)
Akihiro Suzuki, Takashi Morie, Hakaru Tamukoh
FPGA Implementation of Autoencoders Having Shared Synapse Architecture. ICONIP (1) (2016)
Hiroki Sou, Takashi Morie
A pixel-parallel state-propagation algorithm with self-update of propagation direction for subjective contour generation. ISPACS (2015)
Yasuhiro Suedomi, Hakaru Tamukoh, Kenji Matsuzaka, Michio Tanaka, Takashi Morie
Parameterized digital hardware design of pulse-coupled phase oscillator networks. Neurocomputing 165 (2015)
Takuji Miki, Takashi Morie, Kazuo Matsukawa, Yoji Bando, Takeshi Okumoto, Koji Obata, Shiro Sakiyama, Shiro Dosho
A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques. IEEE J. Solid State Circuits 50 (6) (2015)
Michio Tanaka, Hiroki Matsubara, Takashi Morie
Human Detection and Face Recognition Using 3D Structure of Head and Face Surfaces Detected by RGB-D Sensor. J. Robotics Mechatronics 27 (6) (2015)
Youngjae Kim, Takashi Morie
A PWM-Mode Pixel-Parallel Image-Processing Circuit Performing Directional State-Propagation and Its Application to Subjective Contour Generation. Circuits Syst. Signal Process. 34 (2) (2015)
Shaohua Qian, Joo Kooi Tan, Hyoungseop Kim, Seiji Ishikawa, Takashi Morie, Takashi Shinomiya
Comparing Effectiveness of Feature Detectors in Obstacles Detection from a Video. J. Robotics Netw. Artif. Life 1 (3) (2014)
Haichao Liang, Takashi Morie
A motion detection model inspired by hippocampal function and its applications to obstacle detection. Neurocomputing 129 (2014)
Takayuki Abe, Takashi Morie, Kazutoshi Satou, Daisuke Nomasaki, Shigeki Nakamura, Yoichiro Horiuchi, Koji Imamura
An ultra-low-power 2-step wake-up receiver for IEEE 802.15.4g wireless sensor networks. VLSIC (2014)
Hakaru Tamukoh, Kensuke Koga, Hideaki Harada, Takashi Morie
Morphological Associative Memory Employing a Split Store Method. ICONIP (3) (2014)
Takashi Morie, Haichao Liang, Yilai Sun, Takashi Tohara, Makoto Igarashi, Seiji Samukawa
A silicon nanodisk array structure realizing synaptic response of spiking neuron models with noise. ASP-DAC (2014)
Takashi Morie, Takuji Miki, Kazuo Matsukawa, Yoji Bando, Takeshi Okumoto, Koji Obata, Shiro Sakiyama, Shiro Dosho
A 71dB-SNDR 50MS/s 4.2mW CMOS SAR ADC by SNR enhancement techniques utilizing noise. ISSCC (2013)
Yasuhiro Suedomi, Hakaru Tamukoh, Michio Tanaka, Kenji Matsuzaka, Takashi Morie
Parameterized Digital Hardware Design of Pulse-Coupled Phase Oscillator Model toward Spike-Based Computing. ICONIP (3) (2013)
Shaohua Qian, Joo Kooi Tan, Hyoungseop Kim, Seiji Ishikawa, Takashi Morie
Obstacles Extraction Using a Moving Camera. ACCV Workshops (2) (2012)
Shaohua Qian, Joo Kooi Tan, Hyoungseop Kim, Seiji Ishikawa, Takashi Morie
Obstacles Extraction from a Video Taken by a Moving Camera. ICCVE (2012)
Haichao Liang, Takashi Morie
A Motion Detection Model Inspired by the Neuronal Propagation in the Hippocampus. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2) (2012)
Takuji Miki, Takashi Morie, Toshiaki Ozeki, Shiro Dosho
An 11-b 300-MS/s Double-Sampling Pipelined ADC With On-Chip Digital Calibration for Memory Effects. IEEE J. Solid State Circuits 47 (11) (2012)
Yasuto Arakaki, Hayaru Shouno, Kazuyuki Takahashi, Takashi Morie
A Hierarchical Extension of the HOG Model Implemented in the Convolution-net for Human Detection. Inf. Media Technol. 7 (4) (2012)
Takashi Morie, Daisuke Atuti, Kazuki Ifuku, Yoshihiko Horio, Kazuyuki Aihara
A CMOS nonlinear-map circuit array for threshold-coupled chaotic maps using pulse-modulation approach. ECCTD (2011)
Frank L. Maldonado Huayaney, Hideki Tanaka, Takayuki Matsuo, Takashi Morie, Kazuyuki Aihara
A VLSI Spiking Neural Network with Symmetric STDP and Associative Memory Operation. ICONIP (3) (2011)
Kenji Matsuzaka, Kazuki Nakada, Takashi Morie
Analog CMOS circuit implementation of a system of pulse-coupled oscillators for spike-based computation. ISCAS (2011)
Haichao Liang, Takashi Morie
A Motion Detection Model Inspired by Hippocampal Function and Its FPGA Implementation. ICONIP (3) (2011)
Haichao Liang, Kazuki Nakada, Kenji Matsuzaka, Takashi Morie, Masato Okada
Parametric Control in a Region-Based Coupled MRF Model with Phase Dynamics for Coarse Image Region Segmentation. CSE (2010)
Kazuki Nakada, Kenji Matsuzaka, Takashi Morie
Coarse Image Region Segmentation in Spatio-Temporal Domain Using a Region-based Coupled MRF Model with Phase Dynamics. Aust. J. Intell. Inf. Process. Syst. 11 (2) (2010)
Joo Kooi Tan, Kazuki Inumaru, Seiji Ishikawa, Takashi Morie
Automatic detection of pedestrians from stereo camera images. Artif. Life Robotics 15 (4) (2010)
Haichao Liang, Takashi Morie
Coarse Image Edge Detection using Self-adjusting Resistive-fuse Networks. PRIS (2010)
Takashi Morie, Yilai Sun, Haichao Liang, Makoto Igarashi, Chi-Hsien Huang, Seiji Samukawa
A 2-dimensional Si nanodisk array structure for spiking neuron models. ISCAS (2010)
Yuuki Nakashima, Joo Kooi Tan, Seiji Ishikawa, Takashi Morie
On detecting a human and its body direction from a video. Artif. Life Robotics 15 (4) (2010)
Yusuke Kawashima, Daisuke Atuti, Kazuki Nakada, Masato Okada, Takashi Morie
Coarse image region segmentation using region-and boundary-based coupled MRF models and their PWM VLSI implementation. IJCNN (2009)
Tsuyoshi Ebuchi, Yoshihide Komatsu, Tatsuo Okamoto, Yukio Arima, Yuji Yamada, Kazuaki Sogawa, Kouji Okamoto, Takashi Morie, Takashi Hirata, Shiro Dosho, Takefumi Yoshikawa
A 125-1250 MHz Process-Independent Adaptive Bandwidth Spread Spectrum Clock Generator With Digital Controlled Self-Calibration. IEEE J. Solid State Circuits 44 (3) (2009)
Kazuo Matsukawa, Takashi Morie, Yusuke Tokunaga, Shiro Sakiyama, Yosuke Mitani, Masao Takayama, Takuji Miki, Akinori Matsumoto, Koji Obata, Shiro Dosho
Design methods for pipeline & delta-sigma A-to-D converters with convex optimization. ASP-DAC (2009)
Daisuke Atuti, Takashi Morie, Kazuyuki Aihara
A Current-Sampling-Mode CMOS Arbitrary Chaos Generator Circuit Using Pulse Modulation Approach. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (5) (2009)
Hideki Tanaka, Takashi Morie, Kazuyuki Aihara
A CMOS Spiking Neural Network Circuit with Symmetric/Asymmetric STDP Function. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (7) (2009)
Takashi Morie
Single-Electron Devices and Circuits Utilizing Stochastic Operation for Intelligent Information Processing. Int. J. Nanotechnol. Mol. Comput. 1 (2) (2009)
Ken Okamoto, Toshio Watanabe, Akitoshi Hanazawa, Takashi Morie, Hiroshi Ban, Yuji Maeda
Video Monitoring of Slope Failure Using Spatiotemporal Gabor Filtering. SMC (2009)
Takashi Morie, Youngjae Kim
A subjective-contour generation LSI system with expandable pixel-parallel architecture for vision systems. ISSCC (2009)
Daisuke Atuti, Kazuki Nakada, Takashi Morie
CMOS pulse-modulation circuit implementation of phase-locked loop neural networks. ISCAS (2008)
Akinori Matsumoto, Shiro Sakiyama, Yusuke Tokunaga, Takashi Morie, Shiro Dosho
A Design Method and Developments of a Low-Power and High-Resolution Multiphase Generation System. IEEE J. Solid State Circuits 43 (4) (2008)
Ishtiaq Rasool Khan, Hiroyuki Miyamoto, Takashi Morie
Face and arm-posture recognition for secure human-machine interaction. SMC (2008)
Shiro Dosho, Naoshi Yanagisawa, Kazuaki Sogawa, Yuji Yamada, Takashi Morie
An Ultra-Wide Range Digitally Adaptive Control Phase Locked Loop with New 3-Phase Switched Capacitor Loop Filter. IEICE Trans. Electron. (6) (2007)
Haichao Liang, Takashi Morie, Youhei Suzuki, Kazuki Nakada, Tsutomu Miki, Hatsuo Hayashi
An FPGA-based CollisionWarning System Using Hybrid Approach. HIS (2007)
Osamu Nomura, Takashi Morie
Projection-Field-Type VLSI Convolutional Neural Networks Using Merged/Mixed Analog-Digital Approach. ICONIP (1) (2007)
Daisuke Atuti, Naoto Kato, Kazuki Nakada, Takashi Morie
CMOS circuit implementation of a coupled phase oscillator system using pulse modulation approach. ECCTD (2007)
Shiro Dosho, Shiro Sakiyama, Noriaki Takeda, Yusuke Tokunaga, Takashi Morie
A PLL for a DVD-16 Write System with 63 Output Phases and 32ps Resolution. ISSCC (2006)
George Hayashi, Akihiro Sawada, Takashi Morie, Kazuhiro Matsuyama, Ryangsu Kim, Seichiro Yoshida, Akinori Matsumoto, Katsumasa Hijikata, Kazuo Matsukawa, Yoshihiro Tamura, Jun Ogawa, Toshio Takita
A 10.8mA Single Chip Transceiver for 430MHz Narrowband Systems in 0.15µm CMOS. ISSCC (2006)
Shiro Dosho, Takashi Morie, Koji Okamoto, Yuji Yamada, Kazuaki Sogawa
A -90 dBc@ 10 kHz Phase Noise Fractional-N Frequency Synthesizer with Accurate Loop Bandwidth Control Circuit. IEICE Trans. Electron. (6) (2006)
Teppei Nakano, Takashi Morie, Hideaki Ishizu, Hiroshi Ando, Atsushi Iwata
FPGA Implementation of Resistive-Fuse Networks for Coarse Image-Region Segmentation. Intell. Autom. Soft Comput. 12 (3) (2006)
Daisuke Atuti, Takashi Morie, Kazuyuki Aihara
A Current-Sampling-Mode Arbitrary Chaos Generator Circuit Using Pulse Modulation Approach Driven by Quantized Nonlinear Waveforms. APCCAS (2006)
Osamu Nomura, Takashi Morie, Keisuke Korekado, Teppei Nakano, Masakazu Matsugu, Atsushi Iwata
An Image-Filtering LSI Processor Architecture for Face/Object Recognition Using a Sorted Projection-Field Model Based on a Merged/Mixed Analog-Digital Architecture. IEICE Trans. Electron. (6) (2006)
Kan'ya Sasaki, Takashi Morie, Atsushi Iwata
A VLSI Spiking Feedback Neural Network with Negative Thresholding and Its Application to Associative Memory. IEICE Trans. Electron. (11) (2006)
Teppei Nakano, Takashi Morie, Makoto Nagata, Atsushi Iwata
A Cellular-Automaton-Type Region Extraction Algorithm and its FPGA Implementation. J. Robotics Mechatronics 17 (4) (2005)
Osamu Nomura, Takashi Morie, Masakazu Matsugu, Atsushi Iwata
A Convolutional Neural Network VLSI Architecture Using Sorting Model for Reducing Multiply-and-Accumulation Operations. ICNC (3) (2005)
Youngjae Kim, Takashi Morie
A pixel-parallel anisotropic diffusion algorithm for subjective contour generation. ISCAS (5) (2005)
Kouichi Nagano, Koji Okamoto, Akira Yamamoto, Hiroki Mouri, Akira Kawabe, Hirokuni Fujiyama, Takashi Morie, Hiroyuki Nakahira, Masahiro Kuramochi, Minoru Ochiai, Kazutoshi Aida, Youichi Ogura, Toshihiko Takahashi, Toru Kakiage, Masao Takiguchi, Takashi Yamamoto, Hiroshi Kamiyama, Yutaka Katabe
A 0.13um CMOS ultra-compact DVD SoC employing a full digital equalizing PRML read channel. CICC (2004)
Keisuke Korekado, Takashi Morie, Osamu Nomura, Hiroshi Ando, Teppei Nakano, Masakazu Matsugu, Atsushi Iwata
A VLSI convolutional neural network for image recognition using merged/mixed analog-digital architecture. J. Intell. Fuzzy Syst. 15 (3-4) (2004)
Osamu Nomura, Takashi Morie, Keisuke Korekado, Masakazu Matsugu, Atsushi Iwata
A Convolutional Neural Network VLSI Architecture Using Thresholding and Weight Decomposition. KES (2004)
Takashi Morie, Jun Umezawa, Atsushi Iwata
Gabor-Type Filtering using Transient States of Cellular Neural Networks. Intell. Autom. Soft Comput. 10 (2) (2004)
Keisuke Korekado, Takashi Morie, Osamu Nomura, Hiroshi Ando, Teppei Nakano, Masakazu Matsugu, Atsushi Iwata
A Convolutional Neural Network VLSI for Image Recognition Using Merged/Mixed Analog-Digital Architecture. KES (2003)
Koji Okamoto, Takashi Morie, Akira Yamamoto, Kouichi Nagano, Koji Sushihara, Hiroyuki Nakahira, Ryusuke Horibe, Kazutoshi Aida, Toshihiko Takahashi, Minoru Ochiai, Akinobu Soneda, Toru Kakiage, Tamaki Iwasaki, Hiroshi Taniuchi, Tadashi Shibata, Takahiro Ochi, Masao Takiguchi, Takashi Yamamoto, Tadayoshi Seike, Akira Matsuzawa
A fully integrated 0.13-μm CMOS mixed-signal SoC for DVD player applications. IEEE J. Solid State Circuits 38 (11) (2003)
Hiroshi Ando, Takashi Morie, Makoto Miyake, Makoto Nagata, Atsushi Iwata
Image Segmentation/Extraction Using Nonlinear Cellular Networks and Their VLSI Implementation Using Pulse-Modulation Techniques. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2) (2002)

Takashi Morie.css-eqlu8i{font-size:small;padding-left:4px;}

Publication Activity (10 Years)

Top Topics

Top Venues

Takashi Morie