Login / Signup
Yukio Arima
Publication Activity (10 Years)
Years Active: 2004-2009
Publications (10 Years): 0
</>
Publications
</>
Tsuyoshi Ebuchi
,
Yoshihide Komatsu
,
Tatsuo Okamoto
,
Yukio Arima
,
Yuji Yamada
,
Kazuaki Sogawa
,
Kouji Okamoto
,
Takashi Morie
,
Takashi Hirata
,
Shiro Dosho
,
Takefumi Yoshikawa
A 125-1250 MHz Process-Independent Adaptive Bandwidth Spread Spectrum Clock Generator With Digital Controlled Self-Calibration.
IEEE J. Solid State Circuits
44 (3) (2009)
Takefumi Yoshikawa
,
Takashi Hirata
,
Tsuyoshi Ebuchi
,
Toru Iwata
,
Yukio Arima
,
Hiroyuki Yamauchi
An Over-1-Gb/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics.
IEEE Trans. Very Large Scale Integr. Syst.
16 (9) (2008)
Yoshihide Komatsu
,
Yukio Arima
,
Koichiro Ishibashi
Soft Error Hardened Latch Scheme with Forward Body Bias in a 90-nm Technology and Beyond.
IEICE Trans. Electron.
(3) (2006)
Koichiro Ishibashi
,
Tetsuya Fujimoto
,
Takahiro Yamashita
,
Hiroyuki Okada
,
Yukio Arima
,
Yasuyuki Hashimoto
,
Kohji Sakata
,
Isao Minematsu
,
Yasuo Itoh
,
Haruki Toda
,
Motoi Ichihashi
,
Yoshihide Komatsu
,
Masato Hagiwara
,
Toshiro Tsukada
Low-Voltage and Low-Power Logic, Memory, and Analog Circuit Techniques for SoCs Using 90 nm Technology and Beyond.
IEICE Trans. Electron.
(3) (2006)
Takefumi Yoshikawa
,
Tsuyoshi Ebuchi
,
Yukio Arima
,
Toru Iwata
A Spread Spectrum Clock Generator Using Digital Tracking Scheme.
IEICE Trans. Electron.
(6) (2005)
Yoshihide Komatsu
,
Yukio Arima
,
Tetsuya Fujimoto
,
Takahiro Yamashita
,
Koichiro Ishibashi
A soft-error hardened latch scheme for SoC in a 90 nm technology and beyond.
CICC
(2004)