Yasuo Itoh

Publication Activity (10 Years)

Years Active: 1983-2014
Publications (10 Years): 0

Top Topics

Digital Signal Processing

Power Dissipation

Top Venues

IEEE J. Solid State Circuits

Publications

Natsumi Kawai, Shinichi Takayama, Junya Masumi, Naoto Kikuchi, Yasuo Itoh, Kyosuke Ogawa, Akimitsu Ugawa, Hiroaki Suzuki, Yasunori Tanaka
A Fully Static Topologically-Compressed 21-Transistor Flip-Flop With 75% Power Saving. IEEE J. Solid State Circuits 49 (11) (2014)
Yasuo Itoh, Mayumi Oyama-Higa, Tiejun Miao
Is the perceived agreeability of a face related to the fractal dimension of the face? SMC (2008)
Mayumi Oyama-Higa, Tiejun Miao, Yasuo Itoh
Relationship between fractal dimension and favorability of facial imagery. Int. J. Hybrid Intell. Syst. 5 (4) (2008)
Yasuo Itoh, Mayumi Oyama
Does the transition of the interval in perceptional alternation have a chaotic rhythm? SMC (2007)
Koichiro Ishibashi, Tetsuya Fujimoto, Takahiro Yamashita, Hiroyuki Okada, Yukio Arima, Yasuyuki Hashimoto, Kohji Sakata, Isao Minematsu, Yasuo Itoh, Haruki Toda, Motoi Ichihashi, Yoshihide Komatsu, Masato Hagiwara, Toshiro Tsukada
Low-Voltage and Low-Power Logic, Memory, and Analog Circuit Techniques for SoCs Using 90 nm Technology and Beyond. IEICE Trans. Electron. (3) (2006)
Daisaburo Takashima, Yoshiaki Takeuchi, Tadashi Miyakawa, Yasuo Itoh, Ryu Ogiwara, Masahiro Kamoshida, Katsuhiko Hoya, Sumiko Mano Doumae, Tohru Ozaki, Hiroyuki Kanaya, Koji Yamakawa, Iwao Kunishima, Yukihito Oowaki
8-Mb chain ferroelectric memory. IEEE J. Solid State Circuits 36 (11) (2001)
Ryu Ogiwara, Sumio Tanaka, Yasuo Itoh, Tadashi Miyakawa, Yoshiaki Takeuchi, Sumiko Mano Doumae, Hiroyuki Takenaka, Iwao Kunishima, Susumu Shuto, Osamu Hidaka, Sumito Ohtsuki, Shin'ichi Tanaka
A 0.5-μm, 3-V 1T1C, 1-Mbit FRAM with a variable reference bit-line voltage scheme using a fatigue-free reference capacitor. IEEE J. Solid State Circuits 35 (4) (2000)
Jin-Ki Kim, Koji Sakui, Sung-Soo Lee, Yasuo Itoh, Suk-Chon Kwon, Kazuhisa Kanazawa, Ki-Jun Lee, Hiroshi Nakamura, Kang-Young Kim, Toshihiko Himeno, Jang-Rae Kim, Kazushige Kanda, Tae-Sung Jung, Yoichi Oshima, Kang-Deog Suh, Kazuhiko Hashimoto, Sung-Tae Ahn, Junichi Miyamoto
64-Mb NAND flash memory achieving 180 ns/Byte effective program speed. IEEE J. Solid State Circuits 32 (5) (1997)
Yoshihisa Iwata, Ken-ichi Imamiya, Yoshihisa Sugiura, Hiroshi Nakamura, Hideko Oodaira, Masaki Momodomi, Yasuo Itoh, Toshiharu Watanabe, Hitoshi Araki, Kazuhito Narita, Kazunori Masuda, Junichi Miyamoto
A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM. IEEE J. Solid State Circuits 30 (11) (1995)
Kazunori Ozawa, Takashi Araseki, Yasuo Itoh
An adaptive echo canceller using digital signal processor LSI chips. ICASSP (1983)