Login / Signup

A 71dB-SNDR 50MS/s 4.2mW CMOS SAR ADC by SNR enhancement techniques utilizing noise.

Takashi MorieTakuji MikiKazuo MatsukawaYoji BandoTakeshi OkumotoKoji ObataShiro SakiyamaShiro Dosho
Published in: ISSCC (2013)
Keyphrases