Sign in
Int. J. Reconfigurable Comput.
2008
2013
2018
2023
2008
2023
Keyphrases
Publications
volume 2023, 2023
Priyanka Bagul
,
Vandana Inamdar
Hardware Obfuscation Based Watermarking Technique for IPR Ownership Identification.
Int. J. Reconfigurable Comput.
2023 (2023)
Christian Fibich
,
Patrick Schmitt
,
Roland Höller
,
Peter Rössler
Open-Source Ethernet MAC IP Cores for FPGAs: Overview and Evaluation.
Int. J. Reconfigurable Comput.
2023 (2023)
volume 2022, 2022
Peter Jamieson
,
Donald Blank
,
Janelle Ghanem
,
Tyler McGrew
,
Giancarlo Corti
A Methodology for an FPGA Implementation of a Programmable Logic Controller to Control an Atomic Layer Deposition System.
Int. J. Reconfigurable Comput.
2022 (2022)
volume 2021, 2021
Dimple Sharma
,
Lev Kirischian
A Method for Run-Time Prediction of On-Chip Thermal Conditions in Dynamically Reconfigurable SOPCs.
Int. J. Reconfigurable Comput.
2021 (2021)
Dimple Sharma
,
Lev Kirischian
A Decision-Making Method Providing Sustainability to FPGA-Based SoCs by Run-Time Structural Adaptation to Mode of Operation, Power Budget, and Die Temperature Variations.
Int. J. Reconfigurable Comput.
2021 (2021)
Khaled Allem
,
El-Bay Bourennane
,
Youcef Khelfaoui
A Service-Oriented Component-Based Framework for Dynamic Reconfiguration Modeling Targeting SystemC/TLM.
Int. J. Reconfigurable Comput.
2021 (2021)
volume 2020, 2020
Jahanzeb Anwer
,
Sebastian Meisner
,
Marco Platzner
Dynamic Reliability Management for FPGA-Based Systems.
Int. J. Reconfigurable Comput.
2020 (2020)
Yuzhi Zhou
,
Xi Jin
,
Tianqi Wang
FPGA Implementation of A∗ Algorithm for Real-Time Path Planning.
Int. J. Reconfigurable Comput.
2020 (2020)
Wim Vanderbauwhede
,
Sven-Bodo Scholz
,
Martin Margala
FPGAs for Domain Experts.
Int. J. Reconfigurable Comput.
2020 (2020)
volume 2019, 2019
Roberto Giorgi
,
Farnam Khalili
,
Marco Procaccini
Translating Timing into an Architecture: The Synergy of COTSon and HLS (Domain Expertise - Designing a Computer Architecture via HLS).
Int. J. Reconfigurable Comput.
2019 (2019)
Michael Kirchhoff
,
Philipp Kerling
,
Detlef Streitferdt
,
Wolfgang Fengler
A Real-Time Capable Dynamic Partial Reconfiguration System for an Application-Specific Soft-Core Processor.
Int. J. Reconfigurable Comput.
2019 (2019)
Rym Skhiri
,
Virginie Fresse
,
Jean-Paul Jamont
,
Benoît Suffran
,
Jihene Malek
From FPGA to Support Cloud to Cloud of FPGA: State of the Art.
Int. J. Reconfigurable Comput.
2019 (2019)
Karim M. A. Ali
,
Rabie Ben Atitallah
,
Abdessamad Ait El Cadi
,
Nizar Fakhfakh
,
Jean-Luc Dekeyser
ViPar: High-Level Design Space Exploration for Parallel Video Processing Architectures.
Int. J. Reconfigurable Comput.
2019 (2019)
Naveed Mahmud
,
Esam El-Araby
Dimension Reduction Using Quantum Wavelet Transform on a High-Performance Reconfigurable Computer.
Int. J. Reconfigurable Comput.
2019 (2019)
Hamish J. Macintosh
,
Jasmine Banks
,
Neil A. Kelson
Implementing and Evaluating an Heterogeneous, Scalable, Tridiagonal Linear System Solver with OpenCL to Target FPGAs, GPUs, and CPUs.
Int. J. Reconfigurable Comput.
2019 (2019)
Xin Fang
,
Stratis Ioannidis
,
Miriam Leeser
SIFO: Secure Computational Infrastructure Using FPGA Overlays.
Int. J. Reconfigurable Comput.
2019 (2019)
Kizheppatt Vipin
AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA-Based NoC Implementation.
Int. J. Reconfigurable Comput.
2019 (2019)
Nitish Das
,
Aruna Priya P.
FPGA Implementation of an Improved Reconfigurable FSMIM Architecture Using Logarithmic Barrier Function Based Gradient Descent Approach.
Int. J. Reconfigurable Comput.
2019 (2019)
Ting Zhang
,
Bin Liu
Exposing End-to-End Delay in Software-Defined Networking.
Int. J. Reconfigurable Comput.
2019 (2019)
Syed Waqar Nabi
,
Wim Vanderbauwhede
Automatic Pipelining and Vectorization of Scientific Code for FPGAs.
Int. J. Reconfigurable Comput.
2019 (2019)
Gianmarco Dinelli
,
Gabriele Meoni
,
Emilio Rapuano
,
Gionata Benelli
,
Luca Fanucci
An FPGA-Based Hardware Accelerator for CNNs Using On-Chip Memories Only: Design and Benchmarking with Intel Movidius Neural Compute Stick.
Int. J. Reconfigurable Comput.
2019 (2019)
volume 2018, 2018
Omar Ahmed
,
Shawki Areibi
,
Robert Collier
,
Gary William Grewal
Corrigendum to "An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization".
Int. J. Reconfigurable Comput.
2018 (2018)
Omar Ahmed
,
Shawki Areibi
,
Karanvir Chattha
,
Ben Kelly
Corrigendum to "PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability".
Int. J. Reconfigurable Comput.
2018 (2018)
Omar Ahmed
,
Shawki Areibi
,
Gary Gréwal
Corrigendum to "Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm".
Int. J. Reconfigurable Comput.
2018 (2018)
Faisal Mahmood
,
Mart Toots
,
Lars-Göran Öfverstedt
,
Ulf Skoglund
Algorithm and Architecture Optimization for 2D Discrete Fourier Transforms with Simultaneous Edge Artifact Removal.
Int. J. Reconfigurable Comput.
2018 (2018)
Qianqiao Chen
,
Vaibhawa Mishra
,
José L. Núñez-Yáñez
,
Georgios Zervas
Reconfigurable Network Stream Processing on Virtualized FPGA Resources.
Int. J. Reconfigurable Comput.
2018 (2018)
Ka Fai Cedric Yiu
,
Siow Yong Low
On a Real-Time Blind Signal Separation Noise Reduction System.
Int. J. Reconfigurable Comput.
2018 (2018)
Shuaizhi Guo
,
Tianqi Wang
,
Linfeng Tao
,
Teng Tian
,
Zikun Xiang
,
Xi Jin
RP-Ring: A Heterogeneous Multi-FPGA Accelerator.
Int. J. Reconfigurable Comput.
2018 (2018)
Bruno da Silva
,
An Braeken
,
Federico Domínguez
,
Abdellah Touhafi
Exploiting Partial Reconfiguration through PCIe for a Microphone Array Network Emulator.
Int. J. Reconfigurable Comput.
2018 (2018)
Lilia Kechiche
,
Lamjed Touil
,
Bouraoui Ouni
Toward the Implementation of an ASIC-Like System on FPGA for Real-Time Video Processing with Power Reduction.
Int. J. Reconfigurable Comput.
2018 (2018)
Nitish Das
,
P. Aruna Priya
FPGA Implementation of Reconfigurable Finite State Machine with Input Multiplexing Architecture Using Hungarian Method.
Int. J. Reconfigurable Comput.
2018 (2018)
Li Luo
,
Yakun Wu
,
Fei Qiao
,
Yi Yang
,
Qi Wei
,
Xiaobo Zhou
,
Yongkai Fan
,
Shuzheng Xu
,
Xinjun Liu
,
Huazhong Yang
Design of FPGA-Based Accelerator for Convolutional Neural Network under Heterogeneous Computing Framework with OpenCL.
Int. J. Reconfigurable Comput.
2018 (2018)
Bahram N. Uchevler
,
Kjetil Svarstad
Modelling and Assertion-Based Verification of Run-Time Reconfigurable Designs Using Functional Programming Abstractions.
Int. J. Reconfigurable Comput.
2018 (2018)
volume 2017, 2017
Shuli Gao
,
Dhamin Al-Khalili
,
J. M. Pierre Langlois
,
Noureddine Chabini
Efficient Realization of BCD Multipliers Using FPGAs.
Int. J. Reconfigurable Comput.
2017 (2017)
Swapnil Mhaske
,
Hojin Kee
,
Tai Ly
,
Ahsan Aziz
,
Predrag Spasojevic
FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis.
Int. J. Reconfigurable Comput.
2017 (2017)
Hasitha Muthumala Waidyasooriya
,
Tsukasa Endo
,
Masanori Hariyama
,
Yasuo Ohtera
OpenCL-Based FPGA Accelerator for 3D FDTD with Periodic and Absorbing Boundary Conditions.
Int. J. Reconfigurable Comput.
2017 (2017)
Aous H. Kurdi
,
Janos L. Grantner
,
Ikhlas Abdel-Qader
Fuzzy Logic Based Hardware Accelerator with Partially Reconfigurable Defuzzification Stage for Image Edge Detection.
Int. J. Reconfigurable Comput.
2017 (2017)
David Wilson
,
Aniruddha Shastri
,
Greg Stitt
A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance.
Int. J. Reconfigurable Comput.
2017 (2017)
Gilberto Ochoa-Ruiz
,
Romain Bevan
,
Florent de Lamotte
,
Jean-Philippe Diguet
,
Cheng-Cong Bao
Real-Time Control System for Improved Precision and Throughput in an Ultrafast Carbon Fiber Placement Robot Using a SoC FPGA Extended Processing Platform.
Int. J. Reconfigurable Comput.
2017 (2017)
Lekhobola Tsoeunyane
,
Simon Winberg
,
Michael Inggs
Software-Defined Radio FPGA Cores: Building towards a Domain-Specific Language.
Int. J. Reconfigurable Comput.
2017 (2017)
Ali Asghar
,
Muhammad Mazher Iqbal
,
Waqar Ahmed
,
Mujahid Ali
,
Husain Parvez
,
Muhammad Rashid
Exploring Shared SRAM Tables in FPGAs for Larger LUTs and Higher Degree of Sharing.
Int. J. Reconfigurable Comput.
2017 (2017)
Satheesh Bojja Venkatakrishnan
,
Elias A. Alwan
,
John L. Volakis
Challenges in Clock Synchronization for On-Site Coding Digital Beamformer.
Int. J. Reconfigurable Comput.
2017 (2017)
volume 2016, 2016
Anatolij Sergiyenko
,
Anastasia Serhienko
Modules for Pipelined Mixed Radix FFT Processors.
Int. J. Reconfigurable Comput.
2016 (2016)
Khalid Javeed
,
Xiaojun Wang
FPGA Based High Speed SPA Resistant Elliptic Curve Scalar Multiplier Architecture.
Int. J. Reconfigurable Comput.
2016 (2016)
Gaurav Purohit
,
Kota Solomon Raju
,
Vinod Kumar Chaubey
XOR-FREE Implementation of Convolutional Encoder for Reconfigurable Hardware.
Int. J. Reconfigurable Comput.
2016 (2016)
Chandrajit Pal
,
Avik Kotal
,
Asit Samanta
,
Amlan Chakrabarti
,
Ranjan Ghosh
An Efficient FPGA Implementation of Optimized Anisotropic Diffusion Filtering of Images.
Int. J. Reconfigurable Comput.
2016 (2016)
Martin Kumm
,
Peter Zipf
Comment on "High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs".
Int. J. Reconfigurable Comput.
2016 (2016)
Valery Sklyarov
,
Iouliia Skliarova
,
João Paulo Sá da Silva
On-Chip Reconfigurable Hardware Accelerators for Popcount Computations.
Int. J. Reconfigurable Comput.
2016 (2016)
Bo Peng
,
Tianqi Wang
,
Xi Jin
,
Chuanjun Wang
An Accelerating Solution for N-Body MOND Simulation with FPGA-SoC.
Int. J. Reconfigurable Comput.
2016 (2016)
Ahmed Al-Wattar
,
Shawki Areibi
,
Gary William Grewal
An Efficient Evolutionary Task Scheduling/Binding Framework for Reconfigurable Systems.
Int. J. Reconfigurable Comput.
2016 (2016)