Login / Signup

Corrigendum to "An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization".

Omar AhmedShawki AreibiRobert CollierGary William Grewal
Published in: Int. J. Reconfigurable Comput. (2018)
Keyphrases
  • computing systems
  • coarse grain
  • field programmable gate array
  • fine grain
  • real time
  • low cost
  • hardware implementation
  • parallel computation
  • parallel architectures