• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance.

David WilsonAniruddha ShastriGreg Stitt
Published in: Int. J. Reconfigurable Comput. (2017)
Keyphrases