Yung-Chih Chen

ORCID

Publication Activity (10 Years)

Years Active: 2005-2024
Publications (10 Years): 60

Top Venues

DATE

ASP-DAC

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.

SoCC

Publications

Wuqian Tang, Yi-Ting Li, Kai-Po Hsu, Kuan-Ling Chou, You-Cheng Lin, Chia-Feng Chien, Tzu-Li Hsu, Yung-Chih Chen, Ting-Chi Wang, Shih-Chieh Chang, TingTing Hwang, Chun-Yao Wang
A Hybrid Approach to Reverse Engineering on Combinational Circuits. DATE (2024)
Pei-Pei Chen, Xiang-Min Yang, Yu-Cheng He, Yung-Chih Chen, Yi-Ting Li, Chun-Yao Wang
LOOPLock 3.0: A Robust Cyclic Logic Locking Approach. ASPDAC (2024)
Yong-Fong Chang, Yung-Chih Chen, Yu-Chen Cheng, Shu-Hong Lin, Che-Hsu Lin, Chun-Yuan Chen, Yu-Hsuan Chen, Yu-Che Lee, Jia-Wei Lin, Hsun-Wei Pao, Shih-Chieh Chang, Yi-Ting Li, Chun-Yao Wang
IR drop Prediction Based on Machine Learning and Pattern Reduction. ACM Great Lakes Symposium on VLSI (2024)
Yung-Chih Chen, Feng-Jie Chao
Optimization of Reversible Logic Networks with Gate Sharing. ASP-DAC (2023)
Hsin-Ping Yen, Shiuan-Hau Huang, Yan-Hsiu Liu, Kuang-Hsien Tseng, Ji-Fu Kung, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
A Flexible Cluster Tool Simulation Framework with Wafer Batch Dispatching Time Recommendation. ISQED (2023)
Meng-Jing Li, Yu-Chuan Yen, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
A Constructive Approach for Threshold Function Identification. ACM Trans. Design Autom. Electr. Syst. 28 (5) (2023)
Ting-Yu Yeh, Yueh Cho, Yung-Chih Chen
An Effective and Efficient Heuristic for Rational-Weight Threshold Logic Gate Identification. DATE (2023)
Yung-Chih Chen, Li-Cheng Zheng, Hao-Ju Chang
Don't-Care-Based Logic Optimization for Threshold Logic. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42 (9) (2023)
RuiJie Wang, Li-Nung Hsu, Yung-Chih Chen, TingTing Hwang
Expanding In-Cone Obfuscated Tree for Anti SAT Attack. DATE (2023)
Hsiao-Lun Liu, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
A Robust Approach to Detecting Non-Equivalent Quantum Circuits Using Specially Designed Stimuli. ASP-DAC (2023)
Chun-Ting Lee, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
Approximate Logic Synthesis by Genetic Algorithm with an Error Rate Guarantee. ASP-DAC (2023)
Pei-Pei Chen, Xiang-Min Yang, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
An Approach to Unlocking Cyclic Logic Locking: LOOPLock 2.0. ICCAD (2022)
Chang-Cheng Ko, Chia-Chun Lin, Yung-Chih Chen, Chun-Yao Wang
Majority Logic Circuit Minimization Using Node Addition and Removal. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41 (3) (2022)
Chia-Chun Lin, Ciao-Syun Lin, You-Hsuen Tsai, Yung-Chih Chen, Chun-Yao Wang
Don't Care Computation and De Morgan Transformation for Threshold Logic Network Optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41 (5) (2022)
Xiang-Min Yang, Pei-Pei Chen, Hsiao-Yu Chiang, Chia-Chun Lin, Yung-Chih Chen, Chun-Yao Wang
LOOPLock 2.0: An Enhanced Cyclic Logic Locking Approach. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41 (1) (2022)
Hsiao-Lun Liu, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
A Don't-Care-Based Approach to Reducing the Multiplicative Complexity in Logic Networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41 (11) (2022)
Hsu-Chi Lee, Yun-Chih Lu, Yu-Chen Lin, Wei-Lin Lai, Hsiang-Yuan Hsieh, Boy-Yiing Jaw, Chin-Tang Chuang, Yung-Chih Chen, Yi-Jan Emery Chen
A High Voltage Driving Chiplet in Standard 0.18-μm CMOS for Micro-Pixelated LED Displays Integrated With LTPS TFTs. IEEE Trans. Circuits Syst. Video Technol. 32 (10) (2022)
Yung-Chih Chen, Jun-Wei Hsieh, Yao-Hong Yang, Chien-Hung Lee, Pei-Yi Yu, Ping-Yang Chen, Arpita Samanta Santa
Towards Deep Learning-Based Sarcopenia Screening with Body Joint Composition Analysis. ICIP (2021)
Chia-Cheng Wu, Yi-Hsiang Hu, Chia-Chun Lin, Yung-Chih Chen, Juinn-Dar Huang, Chun-Yao Wang
Diagnosis for Reconfigurable Single-Electron Transistor Arrays with a More Generalized Defect Model. ACM J. Emerg. Technol. Comput. Syst. 17 (2) (2021)
Yi-Ting Lin, Chun-Jui Chen, Pei-Yi Kuo, Si-Huei Lee, Chia-Chun Lin, Yun-Ju Lee, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
An IMU-aided Fitness System. SoCC (2021)
Hsin-Tsung Lee, Chia-Chun Lin, Yung-Chih Chen, Chun-Yao Wang
On Synthesizing Memristor-Based Logic Circuits in Area-Constrained Crossbar Arrays. ISQED (2021)
Wen-Chih Hsu, Chia-Chun Lin, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
On Reduction of Computations for Threshold Function Identification. SoCC (2021)
Li-Cheng Zheng, Hao-Ju Chang, Yung-Chih Chen, Jing-Yang Jou
1st-Order to 2nd-Order Threshold Logic Gate Transformation with an Enhanced ILP-based Identification Method. ASP-DAC (2021)
Chia-Chun Lin, Hsin-Ping Yen, Sheng-Hsiu Wei, Pei-Pei Chen, Yung-Chih Chen, Chun-Yao Wang
A General Equivalence Checking Framework for Multivalued Logic. ASP-DAC (2021)
Kit Seng Tam, Chia-Chun Lin, Yung-Chih Chen, Chun-Yao Wang
An Efficient Approximate Node Merging with an Error Rate Guarantee. ASP-DAC (2021)
Shiuan-Hau Huang, Hsin-Ping Yen, Yan-Hsiu Liu, Kuang-Hsien Tseng, Ji-Fu Kung, Chia-Chun Lin, Yi-Ting Li, Yung-Chih Chen, Chun-Yao Wang
Cluster Tool Performance Analysis using Graph Database. SoCC (2021)
Yi-Wen Hung, Yung-Chih Chen, Chi Lo, Austin Go So, Shih-Chieh Chang
Dynamic Workload Allocation for Edge Computing. IEEE Trans. Very Large Scale Integr. Syst. 29 (3) (2021)
Yung-Chih Chen, Hao-Ju Chang, Li-Cheng Zheng
Don't-Care-Based Node Minimization for Threshold Logic Networks. DAC (2020)
Teng-Chia Wang, Yan-Ping Chang, Chun-Jui Chen, Yun-Ju Lee, Chia-Chun Lin, Yung-Chih Chen, Chun-Yao Wang
IMU-based Smart Knee Pad for Walking Distance and Stride Count Measurement. ISQED (2020)
Hsiao-Yu Chiang, Yung-Chih Chen, De-Xuan Ji, Xiang-Min Yang, Chia-Chun Lin, Chun-Yao Wang
LOOPLock: Logic Optimization-Based Cyclic Logic Locking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39 (10) (2020)
Ya-Chun Chang, Chia-Chun Lin, Yi-Ting Lin, Yung-Chih Chen, Chun-Yao Wang
A Convolutional Result Sharing Approach for Binarized Neural Network Inference. DATE (2020)
Xiang-Xiu Wu, Yi-Wen Hung, Yung-Chih Chen, Shih-Chieh Chang
Accuracy Tolerant Neural Networks Under Aggressive Power Optimization. DATE (2020)
Chia-Chun Lin, Kit Seng Tam, Chana-Cheng Ko, Hsin-Ping Yen, Shenz-Hsiu Wei, Yung-Chih Chen, Chun-Yao Wang
A Dynamic Expansion Order Algorithm for the SAT-based Minimization. SoCC (2020)
Chia-Chun Lin, Chin-Heng Liu, Yung-Chih Chen, Chun-Yao Wang
A New Necessary Condition for Threshold Function Identification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39 (12) (2020)
Yung-Chih Chen
SMARTLock: SAT Attack and Removal Attack-Resistant Tree-Based Logic Locking. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (5) (2020)
Chi-Jim Chen, Tun-Wen Pai, Hui-Huang Hsu, Chien-Hung Lee, Kuo-Su Chen, Yung-Chih Chen
Prediction of chronic kidney disease stages by renal ultrasound imaging. Enterp. Inf. Syst. 14 (2) (2020)
Chun-Jui Chen, Yi-Ting Lin, Chia-Chun Lin, Yung-Chih Chen, Yun-Ju Lee, Chun-Yao Wang
Rehabilitation System for Limbs using IMUs. ISQED (2020)
Yung-Chih Chen, Li-Cheng Zheng, Fu-Lian Wong
Optimization of Threshold Logic Networks with Node Merging and Wire Replacement. ACM Trans. Design Autom. Electr. Syst. 24 (6) (2019)
Chin-Heng Liu, Chia-Chun Lin, Yung-Chih Chen, Chia-Cheng Wu, Chun-Yao Wang, Shigeru Yamashita
Threshold Function Identification by Redundancy Removal and Comprehensive Weight Assignments. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38 (12) (2019)
Yan-Ping Chang, Teng-Chia Wang, Yun-Ju Lee, Chia-Chun Lin, Yung-Chih Chen, Chun-Yao Wang
A Smart Single-Sensor Device for Instantaneously Monitoring Lower Limb Exercises. SoCC (2019)
De-Xuan Ji, Hsiao-Yu Chiang, Chia-Chun Lin, Chia-Cheng Wu, Yung-Chih Chen, Chun-Yao Wang
A Glitch Key-Gate for Logic Locking. SoCC (2019)
Yung-Chih Chen
Enhancements to SAT Attack: Speedup and Breaking Cyclic Logic Encryption. ACM Trans. Design Autom. Electr. Syst. 23 (4) (2018)
Yung-Chih Chen, Wei-An Ji, Chih-Chung Wang, Ching-Yi Huang, Chia-Cheng Wu, Chia-Chun Lin, Chun-Yao Wang
Using range-equivalent circuits for facilitating bounded sequential equivalence checking. VLSI-DAT (2018)
Chia-Cheng Wu, Tung-Yuan Lee, Yung-An Lai, Hsin-Pei Wang, De-Xuan Ji, Yan-Ping Chang, Teng-Chia Wang, Chin-Heng Liu, Chun-Yao Wang, Yung-Chih Chen
A Hybrid Approach to Equivalent Fault Identification for Verification Environment Qualification. ACM Great Lakes Symposium on VLSI (2018)
Kai-Hsiang Hsu, Yung-Chih Chen, You-Luen Lee, Shih-Chieh Chang
Contactless Testing for Prebond Interposers. IEEE Trans. Very Large Scale Integr. Syst. 26 (6) (2018)
Hsin-Pei Wang, Chia-Chun Lin, Chia-Cheng Wu, Yung-Chih Chen, Chun-Yao Wang
On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses. IEEE Trans. Very Large Scale Integr. Syst. 26 (12) (2018)
Yung-An Lai, Chia-Chun Lin, Chia-Cheng Wu, Yung-Chih Chen, Chun-Yao Wang
Efficient synthesis of approximate threshold logic circuits with an error rate guarantee. DATE (2018)
Tung-Yuan Lee, Chia-Cheng Wu, Chia-Chun Lin, Yung-Chih Chen, Chun-Yao Wang
Logic optimization with considering boolean relations. DATE (2018)
Fu-Lian Wong, Li-Cheng Zheng, Yung-Chih Chen
Optimization of threshold logic networks with ODC-based node merging. VLSI-DAT (2018)
Chun-Che Chung, Yung-Chih Chen, Chun-Yao Wang, Chia-Cheng Wu
Majority logic circuits optimisation by node merging. ASP-DAC (2017)
Yun-Jui Li, Ching-Yi Huang, Chia-Cheng Wu, Yung-Chih Chen, Chun-Yao Wang, Suman Datta, Vijaykrishnan Narayanan
Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays. IEEE Trans. Very Large Scale Integr. Syst. 25 (4) (2017)
Chia-Chun Lin, Chiao-Wei Huang, Chun-Yao Wang, Yung-Chih Chen
In&Out: Restructuring for threshold logic network optimization. ISQED (2017)
Yung-Chih Chen
Tree-Based Logic Encryption for Resisting SAT Attack. ATS (2017)
Tai-Lin Chen, Chun-Yao Wang, Ching-Yi Huang, Yung-Chih Chen
An Efficient Interpolation-Based Projected Sum of Product Decomposition via Genetic Algorithm. J. Multiple Valued Log. Soft Comput. 27 (1) (2016)
Ching-Yi Huang, Yun-Jui Li, Chian-Wei Liu, Chun-Yao Wang, Yung-Chih Chen, Suman Datta, Vijaykrishnan Narayanan
Diagnosis and Synthesis for Defective Reconfigurable Single-Electron Transistor Arrays. IEEE Trans. Very Large Scale Integr. Syst. 24 (6) (2016)
Yung-Chih Chen, Don Towsley, Ramin Khalili
MSPlayer: Multi-Source and Multi-Path Video Streaming. IEEE J. Sel. Areas Commun. 34 (8) (2016)
Chen-Yu Lin, Yung-Chih Chen, Chun-Yao Wang, Ching-Yi Huang, Chiou-Ting Hsu
Minimization of Number of Neurons in Voronoi Diagram-Based Artificial Neural Networks. IEEE Trans. Multi Scale Comput. Syst. 2 (4) (2016)
Ching-Hsuan Ho, Yung-Chih Chen, Chun-Yao Wang, Ching-Yi Huang, Suman Datta, Vijaykrishnan Narayanan
Area-Aware Decomposition for Single-Electron Transistor Arrays. ACM Trans. Design Autom. Electr. Syst. 21 (4) (2016)
Yung-Chih Chen, Runyi Wang, Yan-Ping Chang
Fast synthesis of threshold logic networks with optimization. ASP-DAC (2016)
Yu-Min Chou, Yung-Chih Chen, Chun-Yao Wang, Ching-Yi Huang
MajorSat: A SAT solver to majority logic. ASP-DAC (2016)
Chian-Wei Liu, Chang-En Chiang, Ching-Yi Huang, Yung-Chih Chen, Chun-Yao Wang, Suman Datta, Vijaykrishnan Narayanan
Synthesis for Width Minimization in the Single-Electron Transistor Array. IEEE Trans. Very Large Scale Integr. Syst. 23 (12) (2015)
Wan-Chen Weng, Yung-Chih Chen, Jui-Hung Chen, Ching-Yi Huang, Chun-Yao Wang
Using structural relations for checking combinationality of cyclic circuits. DATE (2015)
Ching-Yi Huang, Chian-Wei Liu, Chun-Yao Wang, Yung-Chih Chen, Suman Datta, Vijaykrishnan Narayanan
A defect-aware approach for mapping reconfigurable Single-Electron Transistor arrays. ASP-DAC (2015)
Yung-Chih Chen, H. J. Lee, K. H. Lin
Measurement of body joint angles for physical therapy based on mean shift tracking using two low cost Kinect images. EMBC (2015)
Yeon-sup Lim, Yung-Chih Chen, Erich M. Nahum, Don Towsley, Richard J. Gibbens, Emmanuel Cecchet
Design, implementation, and evaluation of energy-aware multi-path TCP. CoNEXT (2015)
Ching-Yi Huang, Zheng-Shan Yu, Yung-Chun Hu, Tung-Chen Tsou, Chun-Yao Wang, Yung-Chih Chen
Correctness Analysis and Power Optimization for Probabilistic Boolean Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34 (4) (2015)
Jui-Hung Chen, Yung-Chih Chen, Wan-Chen Weng, Ching-Yi Huang, Chun-Yao Wang
Synthesis and verification of cyclic combinational circuits. SoCC (2015)
Yeon-sup Lim, Yung-Chih Chen, Erich M. Nahum, Don Towsley, Richard J. Gibbens
How green is multipath TCP for mobile devices? AllThingsCellular@SIGCOMM (2014)
Yeon-sup Lim, Yung-Chih Chen, Erich M. Nahum, Don Towsley, Kang-Won Lee
Cross-layer path management in multi-path transport protocol for mobile devices. INFOCOM (2014)
Chian-Wei Liu, Chang-En Chiang, Ching-Yi Huang, Chun-Yao Wang, Yung-Chih Chen, Suman Datta, Vijaykrishnan Narayanan
Width minimization in the Single-Electron Transistor array synthesis. DATE (2014)
Juhoon Kim, Yung-Chih Chen, Ramin Khalili, Don Towsley, Anja Feldmann
Multi-source multipath HTTP (mHTTP): a proposal. SIGMETRICS (2014)
Yung-Chih Chen, Kung-Ming Ji
SAT-based complete logic implication with application to logic optimization. VLSI-DAT (2014)
Chia-Chun Lin, Chun-Yao Wang, Yung-Chih Chen, Ching-Yi Huang
Rewiring for threshold logic circuit minimization. DATE (2014)
Yung-Chih Chen, Don Towsley
On bufferbloat and delay analysis of multipath TCP in wireless networks. Networking (2014)
Yung-Chih Chen, Don Towsley, Ramin Khalili
MSPlayer: Multi-Source and multi-Path LeverAged YoutubER. CoRR (2014)
Yeon-sup Lim, Yung-Chih Chen, Erich M. Nahum, Don Towsley, Richard J. Gibbens
Improving Energy Efficiency of MPTCP for Mobile Devices. CoRR (2014)
Chi-Jim Chen, Tun-Wen Pai, Hamido Fujita, Chien-Hung Lee, Yang-Ting Chen, Kuo-Su Chen, Yung-Chih Chen
Stage diagnosis for Chronic Kidney Disease based on ultrasonography. FSKD (2014)
Yung-Chih Chen, Don Towsley, Ramin Khalili
MSPlayer: Multi-Source and multi-Path LeverAged YoutubER. CoNEXT (2014)
Po-Yang Hsu, Yung-Chih Chen, Yi-Yu Liu
Hybrid LUT and SOP Reconfigurable Architecture. J. Inf. Sci. Eng. 30 (1) (2014)
Yung-Chih Chen, Chun-Yao Wang, Ching-Yi Huang
Verification of Reconfigurable Binary Decision Diagram-Based Single-Electron Transistor Arrays. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32 (10) (2013)
Chen-Kuan Tsai, Chun-Yao Wang, Ching-Yi Huang, Yung-Chih Chen
Sensitization criterion for threshold logic circuits and its application. ICCAD (2013)
Juhoon Kim, Ramin Khalili, Anja Feldmann, Yung-Chih Chen, Don Towsley
Multi-Source Multi-Path HTTP (mHTTP): A Proposal. CoRR (2013)
Chang-En Chiang, Li-Fu Tang, Chun-Yao Wang, Ching-Yi Huang, Yung-Chih Chen, Suman Datta, Vijaykrishnan Narayanan
On reconfigurable single-electron transistor arrays synthesis using reordering techniques. DATE (2013)
Yung-Chih Chen, Yeon-sup Lim, Richard J. Gibbens, Erich M. Nahum, Ramin Khalili, Don Towsley
A measurement-based study of MultiPath TCP performance over wireless networks. Internet Measurement Conference (2013)
Yen-Chi Yang, Chun-Yao Wang, Ching-Yi Huang, Yung-Chih Chen
Pattern generation for Mutation Analysis using Genetic Algorithms. ISCAS (2013)
Yung-Chih Chen, Soumya Eachempati, Chun-Yao Wang, Suman Datta, Yuan Xie, Vijaykrishnan Narayanan
A Synthesis Algorithm for Reconfigurable Single-Electron Transistor Arrays. ACM J. Emerg. Technol. Comput. Syst. 9 (1) (2013)
Yung-Chih Chen, Chun-Yao Wang
Logic Restructuring Using Node Addition and Removal. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31 (2) (2012)
Chih-Yin Ho, Tun-Wen Pai, Yuan-Chi Peng, Chien-Hung Lee, Yung-Chih Chen, Yang-Ting Chen, Kuo-Su Chen
Ultrasonography Image Analysis for Detection and Classification of Chronic Kidney Disease. CISIS (2012)
Yung-Chih Chen, Jim Kurose, Don Towsley
A mixed queueing network model of mobility in a campus wireless network. INFOCOM (2012)
Hsiu-Yi Lin, Chun-Yao Wang, Shih-Chieh Chang, Yung-Chih Chen, Hsuan-Ming Chou, Ching-Yi Huang, Yen-Chi Yang, Chun-Chien Shen
A probabilistic analysis method for functional qualification under Mutation Analysis. DATE (2012)
Yung-Chih Chen, Soumya Eachempati, Chun-Yao Wang, Suman Datta, Yuan Xie, Vijaykrishnan Narayanan
Automated mapping for reconfigurable single-electron transistor arrays. DAC (2011)
Chen-Sen Ouyang, Chih-Chung Wang, Yung-Chih Chen
A recursive SVD-based self-constructing rule generation for neuro-fuzzy system modeling. ICMLC (2011)
Yung-Chih Chen, Jim Kurose, Don Towsley
A simple queueing network model of mobility in a campus wireless network. S3@MobiCom (2011)
Yung-Chih Chen, Chun-Yao Wang
Node addition and removal in the presence of don't cares. DAC (2010)
Yung-Chih Chen, Chun-Yao Wang
Fast Node Merging With Don't Cares Using Logic Implications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29 (11) (2010)
Ling-Jyh Chen, Yung-Chih Chen
An Analytical Study of People Mobility in Opportunistic Networks. J. Inf. Sci. Eng. 26 (1) (2010)
Yung-Chih Chen, Elisha J. Rosensweig, Jim Kurose, Donald F. Towsley
Group detection in mobility traces. IWCMC (2010)
Chen-Hsuan Lin, Chun-Yao Wang, Yung-Chih Chen
Dependent-Latch Identification in Reachable State Space. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28 (8) (2009)
Meng-Syue Chan, Chun-Yao Wang, Yung-Chih Chen
An efficient approach to sip design integration. ISQED (2009)
Yi-Ling Liu, Chun-Yao Wang, Yung-Chih Chen, Ya-Hsin Chang
A novel ACO-based pattern generation for peak power estimation in VLSI circuits. ISQED (2009)

Yung-Chih Chen.css-eqlu8i{font-size:small;padding-left:4px;}

Publication Activity (10 Years)

Top Topics

Top Venues

Yung-Chih Chen