• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Synthesis for Width Minimization in the Single-Electron Transistor Array.

Chian-Wei LiuChang-En ChiangChing-Yi HuangYung-Chih ChenChun-Yao WangSuman DattaVijaykrishnan Narayanan
Published in: IEEE Trans. Very Large Scale Integr. Syst. (2015)
Keyphrases
  • high speed
  • low power
  • neural network
  • artificial intelligence
  • three dimensional
  • database
  • real time
  • real world
  • genetic algorithm
  • clustering algorithm
  • expert systems