Sign in
Yi-Wei Lin
ORCID
Publication Activity (10 Years)
Years Active: 2003-2023
Publications (10 Years): 4
Top Topics
Computational Thinking
Sequential Patterns
Continuance Intention
Tree Structure
Top Venues
Interact. Learn. Environ.
Int. J. Manuf. Res.
ICISE
Comput. Educ.
</>
Publications
</>
Ting-Chia Hsu
,
Ching Chang
,
Yi-Wei Lin
Effects of voice assistant creation using different learning approaches on performance of computational thinking.
Comput. Educ.
192 (2023)
Hsien-Sheng Hsiao
,
Yi-Wei Lin
,
Kuen-Yi Lin
,
Chien-Yu Lin
,
Jheng-Han Chen
,
Jyun-Chen Chen
Using robot-based practices to develop an activity that incorporated the 6E model to improve elementary school students' learning performances.
Interact. Learn. Environ.
30 (1) (2022)
Chih Ming Tsai
,
Yi-Wei Lin
Understanding Intention to Use Netflix in Taiwan: Integrating Perceived Value into the Technology Acceptance Model.
ICISE
(2022)
Yi-Wei Lin
,
Shawn S. H. Hsu
A Sierpinski Space-Filling Clock Tree Using Multiply-by-3 Fractal-Coupled Ring Oscillators.
IEEE J. Solid State Circuits
52 (11) (2017)
Eric Hsueh-Chan Lu
,
Yi-Wei Lin
,
Jing-Bin Ciou
Mining mobile application sequential patterns for usage prediction.
GrC
(2014)
Chi-Shin Chang
,
Hao-I Yang
,
Wei-Nan Liao
,
Yi-Wei Lin
,
Nan-Chun Lien
,
Chien-Hen Chen
,
Ching-Te Chuang
,
Wei Hwang
,
Shyh-Jye Jou
,
Ming-Hsien Tu
,
Huan-Shun Huang
,
Yong-Jyun Hu
,
Paul-Sen Kan
,
Cheng-Yo Cheng
,
Wei-Chang Wang
,
Jian-Hao Wang
,
Kuen-Di Lee
,
Chia-Cheng Chen
,
Wei-Chiang Shih
A 40nm 1.0Mb pipeline 6T SRAM with variation-tolerant Step-Up Word-Line and Adaptive Data-Aware Write-Assist.
ISCAS
(2013)
Kuo-Ming Tsai
,
Yi-Wei Lin
Quality improvement of optical lenses using innovative runner design.
Int. J. Manuf. Res.
8 (4) (2013)
Ming-Chien Tsai
,
Yi-Wei Lin
,
Hao-I Yang
,
Ming-Hsien Tu
,
Wei-Chiang Shih
,
Nan-Chun Lien
,
Kuen-Di Lee
,
Shyh-Jye Jou
,
Ching-Te Chuang
,
Wei Hwang
Embedded SRAM ring oscillator for in-situ measurement of NBTI and PBTI degradation in CMOS 6T SRAM array.
VLSI-DAT
(2012)
Geng-Cing Lin
,
Shao-Cheng Wang
,
Yi-Wei Lin
,
Ming-Chien Tsai
,
Ching-Te Chuang
,
Shyh-Jye Jou
,
Nan-Chun Lien
,
Wei-Chiang Shih
,
Kuen-Di Lee
,
Jyun-Kai Chu
An all-digital bit transistor characterization scheme for CMOS 6T SRAM array.
ISCAS
(2012)
Chun-Yu Lin
,
Yi-Wei Lin
,
Shang-Wen Yu
,
Yu-Shu Lo
,
Jinn-Moon Yang
MoNetFamily: a web server to infer homologous modules and module-module interaction networks in vertebrates.
Nucleic Acids Res.
40 (Web-Server-Issue) (2012)
Su-Hai Hsiang
,
Yi-Wei Lin
,
Jhong-Wei Lai
Application of fuzzy-based Taguchi method to the optimization of extrusion of magnesium alloy bicycle carriers.
J. Intell. Manuf.
23 (3) (2012)
Yung-Wei Lin
,
Hao-I Yang
,
Mao-Chih Hsia
,
Yi-Wei Lin
,
Chien-Hen Chen
,
Ching-Te Chuang
,
Wei Hwang
,
Nan-Chun Lien
,
Kuen-Di Lee
,
Wei-Chiang Shih
,
Ya-Ping Wu
,
Wen-Ta Lee
,
Chih-Chiang Hsu
A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist.
SoCC
(2012)
Hao-I Yang
,
Yi-Wei Lin
,
Mao-Chih Hsia
,
Geng-Cing Lin
,
Chi-Shin Chang
,
Yin-Nien Chen
,
Ching-Te Chuang
,
Wei Hwang
,
Shyh-Jye Jou
,
Nan-Chun Lien
,
Hung-Yu Li
,
Kuen-Di Lee
,
Wei-Chiang Shih
,
Ya-Ping Wu
,
Wen-Ta Lee
,
Chih-Chiang Hsu
High-performance 0.6V VMIN 55nm 1.0Mb 6T SRAM with adaptive BL bleeder.
ISCAS
(2012)
Shao-Cheng Wang
,
Geng-Cing Lin
,
Yi-Wei Lin
,
Ming-Chien Tsai
,
Yi-Wei Chiu
,
Shyh-Jye Jou
,
Ching-Te Chuang
,
Nan-Chun Lien
,
Wei-Chiang Shih
,
Kuen-Di Lee
,
Jyun-Kai Chu
Design and implementation of dynamic Word-Line pulse write margin monitor for SRAM.
APCCAS
(2012)
Yi-Wei Lin
,
Hao-I Yang
,
Geng-Cing Lin
,
Chi-Shin Chang
,
Ching-Te Chuang
,
Wei Hwang
,
Chia-Cheng Chen
,
Willis Shih
,
Huan-Shun Huang
A 55nm 0.55v 6T SRAM with variation-tolerant dual-tracking word-line under-drive and data-aware write-assist.
ISLPED
(2012)
Yi-Wei Lin
,
Ming-Chien Tsai
,
Hao-I Yang
,
Geng-Cing Lin
,
Shao-Cheng Wang
,
Ching-Te Chuang
,
Shyh-Jye Jou
,
Wei Hwang
,
Nan-Chun Lien
,
Kuen-Di Lee
,
Wei-Chiang Shih
An all-digital Read Stability and Write Margin characterization scheme for CMOS 6T SRAM array.
VLSI-DAT
(2012)
Hao-I Yang
,
Shih-Chi Yang
,
Mao-Chih Hsia
,
Yung-Wei Lin
,
Yi-Wei Lin
,
Chien-Hen Chen
,
Chi-Shin Chang
,
Geng-Cing Lin
,
Yin-Nien Chen
,
Ching-Te Chuang
,
Wei Hwang
,
Shyh-Jye Jou
,
Nan-Chun Lien
,
Hung-Yu Li
,
Kuen-Di Lee
,
Wei-Chiang Shih
,
Ya-Ping Wu
,
Wen-Ta Lee
,
Chih-Chiang Hsu
A high-performance low VMIN 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control.
SoCC
(2011)
Yi-Wei Lin
,
Malgorzata Marek-Sadowska
,
Wojciech Maly
On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
30 (2) (2011)
Yi-Wei Lin
,
Malgorzata Marek-Sadowska
,
Wojciech Maly
Performance study of VeSFET-based, high-density regular circuits.
ISPD
(2010)
Yi-Wei Lin
,
Malgorzata Marek-Sadowska
,
Wojciech Maly
Layout Generator for Transistor-Level High-Density Regular Circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
29 (2) (2010)
Yi-Wei Lin
,
Malgorzata Marek-Sadowska
,
Wojciech Maly
Transistor-level layout of high-density regular circuits.
ISPD
(2009)
Yi-Wei Lin
,
Malgorzata Marek-Sadowska
,
Wojciech Maly
,
Andrzej Pfitzner
,
Dominik Kasprowicz
Is there always performance overhead for regular fabric?
ICCD
(2008)
Wojciech Maly
,
Yi-Wei Lin
,
Malgorzata Marek-Sadowska
OPC-Free and Minimally Irregular IC Design Style.
DAC
(2007)
Chung-Ming Huang
,
Tz-Heng Hsu
,
Yi-Wei Lin
REDUP: a packet loss recovery scheme for real-time audio streaming over wireless IP networks.
J. Syst. Softw.
79 (1) (2006)
Yi-Wei Lin
,
Jing-Yang Jou
An efficient approach for hierarchical submodule extraction.
ISCAS (5)
(2004)
Chung-Ming Huang
,
Yuan-Tse Yu
,
Yi-Wei Lin
An Adaptive Control Scheme for Real-Time Media Streaming over Wireless Networks.
AINA
(2003)