S. Simon Wong

Publication Activity (10 Years)

Years Active: 1993-2023
Publications (10 Years): 10

Top Topics

Matrix Multiplication

Top Venues

IEEE J. Solid State Circuits

Publications

Edward H. Lee, Brendan Kelly, Emre Altinmakas, Hakan Dogan, Errol Colak, Steve Fu, Olivia Choudhury, Ujjwal Ratan, Felipe Kitamura, Hernan Chaves, Mourad Said, Eduardo Pontes Reis, Jaekwang Lim, Patricia Yokoo, Corie Mitchell, Jimmy Zheng, Maryam Mohammadzadeh, Golnaz Houshmand, Wendy Qiu, Joel Hayden, Farnaz Rafiee, Chad Klochko, Nicholas Bevins, S. Simon Wong, Safwan Halabi, Kristen W. Yeom
Federated Learning on Heterogenous Data using Chest CT. CoRR (2023)
Shengjun Qin, Maryann C. Tung, Emma Belliveau, Shuhan Liu, Jimin Kwon, Wei-Chen Chen, Zizhen Jiang, S. Simon Wong, H.-S. Philip Wong
8-Layer 3D Vertical Ru/AlOxNy/TiN RRAM with Mega-Ω Level LRS for Low Power and Ultrahigh-density Memory. VLSI Technology and Circuits (2022)
Edward H. Lee, Jimmy Zheng, Errol Colak, Maryam Mohammadzadeh, Golnaz Houshmand, Nicholas Bevins, Felipe Kitamura, Emre Altinmakas, Eduardo Pontes Reis, Jae-Kwang Kim, Chad Klochko, Michelle Han, Sadegh Moradian, Ali Mohammadzadeh, Hashem Sharifian, Hassan Hashemi, Kavous Firouznia, Hossein Ghanaati, Masoumeh Gity, Hakan Dogan, Hojjat Salehinejad, Henrique Alves, Jayne Seekins, Nitamar Abdala, Çetin Atasoy, Hamidreza Pouraliakbar, Majid Maleki, S. Simon Wong, Kristen W. Yeom
Deep COVID DeteCT: an international experience on COVID-19 lung detection and prognosis using chest CT. npj Digit. Medicine 4 (2021)
Edward H. Lee, S. Simon Wong
Analysis and Design of a Passive Switched-Capacitor Matrix Multiplier for Approximate Computing. IEEE J. Solid State Circuits 52 (1) (2017)
Kibum Lee, S. Simon Wong
Fault-Tolerant FPGA with Column-Based Redundancy and Power Gating Using RRAM. IEEE Trans. Computers 66 (6) (2017)
Edward H. Lee, Daisuke Miyashita, Elaina Chai, Boris Murmann, S. Simon Wong
LogNet: Energy-efficient neural networks using logarithmic computation. ICASSP (2017)
Edward H. Lee, S. Simon Wong
Analysis and Design of a Passive Switched-Capacitor Matrix Multiplier for Approximate Computing. CoRR (2016)
Edward H. Lee, S. Simon Wong
24.2 A 2.5GHz 7.7TOPS/W switched-capacitor matrix multiplier with co-designed local memory in 40nm. ISSCC (2016)
Kibum Lee, S. Simon Wong
Fault-Tolerant FPGA with Column-Based Redundancy and Power Gating Using RRAM. ISVLSI (2016)
Tony F. Wu, Karthik Ganesan, Yunqing Alexander Hu, H.-S. Philip Wong, S. Simon Wong, Subhasish Mitra
TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35 (4) (2016)
Edward H. Lee, Madeleine Udell, S. Simon Wong
Factorization for analog-to-digital matrix multiplication. ICASSP (2015)
Tony F. Wu, Karthik Ganesan, Yunqing Alexander Hu, H.-S. Philip Wong, S. Simon Wong, Subhasish Mitra
TPAD: Hardware Trojan Prevention and Detection for Trusted Integrated Circuits. CoRR (2015)
Zhiping Zhang, Young Yang Liauw, Chen Chen, S. Simon Wong
Monolithic 3-D FPGAs. Proc. IEEE 103 (7) (2015)
Chih-Wei Stanley Yeh, S. Simon Wong
Compact One-Transistor-N-RRAM Array Architecture for Advanced CMOS Technology. IEEE J. Solid State Circuits 50 (5) (2015)
Jiale Liang, Chih-Wei Stanley Yeh, S. Simon Wong, H.-S. Philip Wong
Effect of Wordline/Bitline Scaling on the Performance, Energy Consumption, and Reliability of Cross-Point Memory Array. ACM J. Emerg. Technol. Comput. Syst. 9 (1) (2013)
Jeongha Park, Saeroonter Oh, Soyoung Kim, H.-S. Philip Wong, S. Simon Wong
Impact of III-V and Ge Devices on Circuit Performance. IEEE Trans. Very Large Scale Integr. Syst. 21 (7) (2013)
Young Yang Liauw, Zhiping Zhang, Wanki Kim, Abbas El Gamal, S. Simon Wong
Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory. ISSCC (2012)
Elaine Ou, S. Simon Wong
Array Architecture for a Nonvolatile 3-Dimensional Cross-Point Resistance-Change Memory. IEEE J. Solid State Circuits 46 (9) (2011)
Baoyong Chi, Kasra Omid-Zohoor, Zhihua Wang, S. Simon Wong
A 65 nm CMOS fully-integrated dynamic reconfigurable differential power amplifier with high gain in both bands. Microelectron. J. 42 (6) (2011)
Saeroonter Oh, Jeongha Park, S. Simon Wong, H.-S. Philip Wong
Modeling and analysis of III-V logic FETs for devices and circuits: Sub-22nm technology III-V SRAM cell design. ISQED (2010)
Andrew Poon, Andrew Chang, Hirad Samavati, S. Simon Wong
Reduction of Inductive Crosstalk Using Quadrupole Inductors. IEEE J. Solid State Circuits 44 (6) (2009)
Yun Bai, S. Simon Wong
Optimization of Driver Preemphasis for On-Chip Interconnects. IEEE Trans. Circuits Syst. I Regul. Pap. (9) (2009)
S. Simon Wong, Abbas El Gamal
The prospect of 3D-IC. CICC (2009)
Hyunwoo Nho, Sei-Seung Yoon, S. Simon Wong, Seong-Ook Jung
Numerical Estimation of Yield in Sub-100-nm SRAM Design Using Monte Carlo Simulation. IEEE Trans. Circuits Syst. II Express Briefs (9) (2008)
H. Henry Nho, Mark Horowitz, S. Simon Wong
A high-speed, low-power 3D-SRAM architecture. CICC (2008)
So-Young Kim, S. Simon Wong
Delay Models Considering Input Rise Time. IEEE Trans. Circuits Syst. I Regul. Pap. (9) (2007)
Mingjie Lin, Abbas El Gamal, Yi-Chang Lu, S. Simon Wong
Performance Benefits of Monolithically Stacked 3-D FPGA. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26 (2) (2007)
Richard Chang, David Weber, MeeLan Lee, David K. Su, Katelijn Vleugels, S. Simon Wong
A Fully Integrated RF Front-End with Independent RX/TX Matching and +20dBm Output Power for WLAN Applications. ISSCC (2007)
Mingjie Lin, Abbas El Gamal, Yi-Chang Lu, S. Simon Wong
Performance benefits of monolithically stacked 3D-FPGA. FPGA (2006)
Niranjan A. Talwalkar, C. Patrick Yue, Haitao Gan, S. Simon Wong
Integrated CMOS transmit-receive switch using LC-tuned substrate bias for 2.4-GHz and 5.2-GHz applications. IEEE J. Solid State Circuits 39 (6) (2004)
Richard Chang, Niranjan Talwalkar, C. Patrick Yue, S. Simon Wong
Near speed-of-light signaling over on-chip electrical interconnects. IEEE J. Solid State Circuits 38 (5) (2003)
S. Simon Wong, C. Patrick Yue, Richard Chang, So-Young Kim, Bendik Kleveland, Frank O'Mahony
On-Chip Interconnect Inductance - Friend or Foe (Invited). ISQED (2003)
Frank O'Mahony, C. Patrick Yue, Mark A. Horowitz, S. Simon Wong
A 10-GHz global clock distribution using coupled standing-wave oscillators. IEEE J. Solid State Circuits 38 (11) (2003)
Soyoung Kim, Yehia Massoud, S. Simon Wong
On the Accuracy of Return Path Assumption for Loop Inductance Extraction for 0.1?m Technology and Beyond. ISQED (2003)
Frank O'Mahony, C. Patrick Yue, Mark Horowitz, S. Simon Wong
Design of a 10GHz clock distribution network using coupled standing-wave oscillators. DAC (2003)
Bendik Kleveland, Xiaoning Qi, Liam Madden, Takeshi Furusawa, Robert W. Dutton, Mark A. Horowitz, S. Simon Wong
High-frequency characterization of on-chip digital interconnects. IEEE J. Solid State Circuits 37 (6) (2002)
Theerachet Soorapanth, S. Simon Wong
A 0-dB IL 2140±30 MHz bandpass filter utilizing Q-enhanced spiral inductors in standard CMOS. IEEE J. Solid State Circuits 37 (5) (2002)
Bendik Kleveland, Carlos H. Diaz, Dieter Vook, Liam Madden, Thomas H. Lee, S. Simon Wong
Correction to "exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design". IEEE J. Solid State Circuits 37 (2) (2002)
Bendik Kleveland, Carlos H. Diaz, Dieter Vook, Liam Madden, Thomas H. Lee, S. Simon Wong
Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design. IEEE J. Solid State Circuits 36 (10) (2001)
Masoud Zargari, Justin Leung, S. Simon Wong, Bruce A. Wooley
A BiCMOS active substrate probe-card technology for digital testing. IEEE J. Solid State Circuits 34 (8) (1999)
C. Patrick Yue, S. Simon Wong
Design Strategy of On-Chip Inductors for Highly Integrated RF Systems. DAC (1999)
C. Patrick Yue, S. Simon Wong
On-chip spiral inductors with patterned ground shields for Si-based RF ICs. IEEE J. Solid State Circuits 33 (5) (1998)
Jaehee You, S. Simon Wong
Serial-parallel FFT array processor. IEEE Trans. Signal Process. 41 (3) (1993)