Daisuke Miyashita

Publication Activity (10 Years)

Years Active: 2005-2024
Publications (10 Years): 19

Top Topics

Convolutional Neural Network

Top Venues

IEEE J. Solid State Circuits

Publications

Kento Tatsuno, Daisuke Miyashita, Taiga Ikeda, Kiyoshi Ishiyama, Kazunari Sumiyoshi, Jun Deguchi
AiSAQ: All-in-Storage ANNS with Product Quantization for DRAM-free Information Retrieval. CoRR (2024)
Youyang Ng, Daisuke Miyashita, Yasuto Hoshi, Yasuhiro Morioka, Osamu Torii, Tomoya Kodama, Jun Deguchi
SimplyRetrieve: A Private and Lightweight Retrieval-Centric Generative AI Tool. CoRR (2023)
Yasuto Hoshi, Daisuke Miyashita, Youyang Ng, Kento Tatsuno, Yasuhiro Morioka, Osamu Torii, Jun Deguchi
RaLLe: A Framework for Developing and Evaluating Retrieval-Augmented Large Language Models. CoRR (2023)
Yasuto Hoshi, Daisuke Miyashita, Youyang Ng, Kento Tatsuno, Yasuhiro Morioka, Osamu Torii, Jun Deguchi
RaLLe: A Framework for Developing and Evaluating Retrieval-Augmented Large Language Models. EMNLP (Demos) (2023)
Yasuto Hoshi, Daisuke Miyashita, Yasuhiro Morioka, Youyang Ng, Osamu Torii, Jun Deguchi
Can a Frozen Pretrained Language Model be used for Zero-shot Neural Retrieval on Entity-centric Questions? CoRR (2023)
Kengo Nakata, Youyang Ng, Daisuke Miyashita, Asuka Maki, Yu-Chieh Lin, Jun Deguchi
Revisiting a kNN-Based Image Classification System with High-Capacity Storage. ECCV (37) (2022)
Kengo Nakata, Youyang Ng, Daisuke Miyashita, Asuka Maki, Yu-Chieh Lin, Jun Deguchi
Revisiting a kNN-based Image Classification System with High-capacity Storage. CoRR (2022)
Kengo Nakata, Daisuke Miyashita, Asuka Maki, Fumihiko Tachibana, Shinichi Sasaki, Jun Deguchi, Ryuichi Fujimoto
Quantization Strategy for Pareto-optimally Low-cost and Accurate CNN. AICAS (2021)
Kengo Nakata, Daisuke Miyashita, Jun Deguchi, Ryuichi Fujimoto
Adaptive Quantization Method for CNN with Computational-Complexity-Aware Regularization. ISCAS (2021)
Asuka Maki, Daisuke Miyashita, Shinichi Sasaki, Kengo Nakata, Fumihiko Tachibana, Tomoya Suzuki, Jun Deguchi, Ryuichi Fujimoto
Weight Compression MAC Accelerator for Effective Inference of Deep Learning. IEICE Trans. Electron. (10) (2020)
Shinichi Sasaki, Asuka Maki, Daisuke Miyashita, Jun Deguchi
Post Training Weight Compression with Distribution-based Filter-wise Quantization Step. COOL CHIPS (2019)
Yuta Tsubouchi, Daisuke Miyashita, Takashi Toi, Yuji Satoh, Fumihiko Tachibana, Junji Wadatsumi, Makoto Morimoto, Ryuichi Fujimoto, Jun Deguchi
A 12.8-Gb/s Daisy Chain-Based Downlink I/F Employing Spectrally Compressed Multi-Band Multiplexing for High-Bandwidth, Large-Capacity Storage Systems. IEEE J. Solid State Circuits 54 (4) (2019)
Kengo Nakata, Asuka Maki, Daisuke Miyashita, Fumihiko Tachibana, Tomoya Suzuki, Jun Deguchi
Live Demonstration: FPGA-Based CNN Accelerator with Filter-Wise-Optimized Bit Precision. ISCAS (2019)
Asuka Maki, Daisuke Miyashita, Kengo Nakata, Fumihiko Tachibana, Tomoya Suzuki, Jun Deguchi
FPGA-based CNN Processor with Filter-Wise-Optimized Bit Precision. A-SSCC (2018)
Yuta Tsubouchi, Daisuke Miyashita, Yuji Satoh, Takashi Toi, Fumihiko Tachibana, Makoto Morimoto, Junji Wadatsumi, Jun Deguchi
A 12.8 GB/S Daisy Chain-Based Downlink I/F Employing Spectrally Compressed Multi-Band Multiplexing for High-Bandwidth and Large-Capacity Storage Systems. VLSI Circuits (2018)
Daisuke Miyashita, Shouhei Kousai, Tomoya Suzuki, Jun Deguchi
A Neuromorphic Chip Optimized for Deep Learning and CMOS Technology With Time-Domain Analog and Digital Mixed-Signal Processing. IEEE J. Solid State Circuits 52 (10) (2017)
Edward H. Lee, Daisuke Miyashita, Elaina Chai, Boris Murmann, S. Simon Wong
LogNet: Energy-efficient neural networks using logarithmic computation. ICASSP (2017)
Daisuke Miyashita, Shouhei Kousai, Tomoya Suzuki, Jun Deguchi
Time-domain neural network: A 48.5 TSOp/s/W neuromorphic chip optimized for deep learning and CMOS technology. A-SSCC (2016)
Daisuke Miyashita, Edward H. Lee, Boris Murmann
Convolutional Neural Networks using Logarithmic Data Representation. CoRR (2016)
Boris Murmann, Daniel Bankman, Elaina Chai, Daisuke Miyashita, Lita Yang
Mixed-signal circuits for embedded machine-learning applications. ACSSC (2015)
Konosuke Watanabe, Kenichiro Yoshii, Nobuhiro Kondo, Ken-ichi Maeda, Toshio Fujisawa, Junji Wadatsumi, Daisuke Miyashita, Shouhei Kousai, Yasuo Unekawa, Shinsuke Fujii, Takuma Aoyama, Takayuki Tamura, Atsushi Kunimatsu, Yukihito Oowaki
19.3 66.3KIOPS-random-read 690MB/s-sequential-read universal Flash storage device controller with unified memory extension. ISSCC (2014)
Daisuke Miyashita, Ryo Yamaki, Kazunori Hashiyoshi, Hiroyuki Kobayashi, Shouhei Kousai, Yukihito Oowaki, Yasuo Unekawa
An LDPC Decoder With Time-Domain Analog and Digital Mixed-Signal Processing. IEEE J. Solid State Circuits 49 (1) (2014)
Kenichi Agawa, Ichiro Seto, Akihiko Happoya, Yoshihiro Iida, Yusuke Imaizumi, Motochika Okano, Daigo Suzuki, Yuichi Sato, Masaomi Iwanaga, Kazumi Sato, Satoshi Arai, Noriaki Uchida, Koji Ryugo, Daisuke Miyashita, Ryuichi Fujimoto, Yasuo Unekawa
3D-integrated, low-height, small module design techniques for 4.48GHz, 560MHz-bandwidth TransferJet™ transceiver. RWS (2014)
Yusuke Niki, Daisuke Miyashita, Hiroyuki Kobayashi, Shouhei Kousai
A supply-noise-rejection technique in ADPLL with noise-cancelling current source. ESSCIRC (2013)
Daisuke Miyashita, Kenichi Agawa, Hirotsugu Kajihara, Kenichi Sami, Ichiro Seto, Ryuichi Fujimoto, Yasuo Unekawa
SoC in 65 nm CMOS. IEICE Trans. Electron. (6) (2013)
Daisuke Miyashita, Ryo Yamaki, Kazunori Hashiyoshi, Hiroyuki Kobayashi, Shouhei Kousai, Yukihito Oowaki, Yasuo Unekawa
A 10.4pJ/b (32, 8) LDPC decoder with time-domain analog and digital mixed-signal processing. ISSCC (2013)
Daisuke Miyashita, Kenichi Agawa, Hirotsugu Kajihara, Kenichi Sami, Masaomi Iwanaga, Yosuke Ogasawara, Tomohiko Ito, Daisuke Kurose, Naotaka Koide, Toru Hashimoto, Hiroki Sakurai, Takafumi Yamaji, Takashi Kurihara, Kazumi Sato, Ichiro Seto, Hiroshi Yoshida, Ryuichi Fujimoto, Yasuo Unekawa
A -70dBm-sensitivity 522Mbps 0.19nJ/bit-TX 0.43nJ/bit-RX transceiver for TransferJet™ SoC in 65nm CMOS. VLSIC (2012)
Daisuke Miyashita, Hiroyuki Kobayashi, Jun Deguchi, Shouhei Kousai, Mototsugu Hamada, Ryuichi Fujimoto
A-104 dBc/Hz In-Band Phase Noise 3 GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Converter. IEICE Trans. Electron. (6) (2012)
Shouhei Kousai, Daisuke Miyashita, Junji Wadatsumi, Rui Ito, Takahiro Sekiguchi, Mototsugu Hamada, Kenichi Okada
A Low-Noise and Highly-Linear Transmitter with Envelope Injection Pre-Power Amplifier for Multi-Mode Radio. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2) (2011)
Jun Deguchi, Daisuke Miyashita, Yosuke Ogasawara, Gaku Takemura, Masaomi Iwanaga, Kenichi Sami, Rui Ito, Junji Wadatsumi, Yuki Tsuda, Shoko Oda, Shunji Kawaguchi, Nobuyuki Itoh, Mototsugu Hamada
A Fully Integrated 2 ˟ 1 Dual-Band Direct-Conversion Mobile WiMAX Transceiver With Dual-Mode Fractional Divider and Noise-Shaping Transimpedance Amplifier in 65 nm CMOS. IEEE J. Solid State Circuits 45 (12) (2010)
Jun Deguchi, Daisuke Miyashita, Yosuke Ogasawara, Gaku Takemura, Masaomi Iwanaga, Kenichi Sami, Rui Ito, Junji Wadatsumi, Yuki Tsuda, Shoko Oda, Shunji Kawaguchi, Nobuyuki Itoh, Mototsugu Hamada
A fully integrated 2×1 dual-band direct-conversion transceiver with dual-mode fractional divider and noise-shaping TIA for mobile WiMAX SoC in 65nm CMOS. ISSCC (2010)
Jun Deguchi, Daisuke Miyashita, Mototsugu Hamada
A 0.6V 380µW -14dBm LO-input 2.4GHz double-balanced current-reusing single-gate CMOS mixer with cyclic passive combiner. ISSCC (2009)
Shouhei Kousai, Daisuke Miyashita, Junji Wadatsumi, Asuka Maki, Takahiro Sekiguchi, Rui Ito, Mototsugu Hamada
A 1.2V 0.2-to-6.3GHz Transceiver with Less Than -29.5dB EVM@-3dBm and a Choke/Coil-Less Pre-Power Amplifier. ISSCC (2008)
Xueliang Song, Naoki Futakuchi, Daisuke Miyashita, Foo Cheong Yit, Yoshiaki Nakano
Monolithically Integrated Mach-Zehnder Interferometer All-Optical Switches by Selective Area MOVPE. IEICE Trans. Electron. (7) (2006)
Daisuke Miyashita, Hiroki Ishikuro, Shouhei Kousai, Hiroyuki Kobayashi, Hideaki Majima, Kenichi Agawa, Mototsugu Hamada
A phase noise minimization of CMOS VCOs over wide tuning range and large PVT variations. CICC (2005)