Login / Signup
A 10.4pJ/b (32, 8) LDPC decoder with time-domain analog and digital mixed-signal processing.
Daisuke Miyashita
Ryo Yamaki
Kazunori Hashiyoshi
Hiroyuki Kobayashi
Shouhei Kousai
Yukihito Oowaki
Yasuo Unekawa
Published in:
ISSCC (2013)
Keyphrases
</>
signal processing
distributed source coding
ldpc codes
compressive sensing
low density parity check
turbo codes
distributed video coding
image processing
decoding algorithm
circuit design
pattern recognition
successive approximation
low complexity
mixed signal
error correction
motion estimation
data conversion
vlsi architecture
delta sigma
channel coding
message passing
sparse representation
image transmission
frequency domain
computer vision
error resilient
rate allocation
fourier transform
filter bank
cmos image sensor
printed circuit