Bah-Hwee Gwee

ORCID

Publication Activity (10 Years)

Years Active: 1993-2024
Publications (10 Years): 58

Top Venues

ISCAS

ISIC

APCCAS

IEEE Trans. Very Large Scale Integr. Syst.

Publications

Juncheng Chen, Han Zhang, Zishuo Yang, Yicheng Xu, Nay Aung Kyaw, Kwen-Siong Chong, Zhiping Lin, Bah-Hwee Gwee
A Novel Non-profiling Side-Channel Attack on Masked Devices with Connectivity Matrix. ISCAS (2024)
Yuzhou Tong, Yongming Chen, Bah-Hwee Gwee, Qi Cao, Sirajudeen Gulam Razul, Zhiping Lin
A Method for Out-of-Distribution Detection in Encrypted Mobile Traffic Classification. ISCAS (2024)
Xuenong Hong, Zilong Hu, Han Zhang, Yee-Yang Tee, Tong Lin, Yiqiong Shi, Deruo Cheng, Bah-Hwee Gwee
MLConnect: A Machine Learning Based Connection Prediction Framework for Error Correction in Recovered Circuit. ISCAS (2024)
Yee-Yang Tee, Deruo Cheng, Yiqiong Shi, Tong Lin, Bah-Hwee Gwee
Integrated Circuit Mask-Generative Adversarial Network for Circuit Annotation With Targeted Data Augmentation. IEEE Intell. Syst. 39 (1) (2024)
Tong Lin, Yiqiong Shi, Bah-Hwee Gwee
SEM2GDS: A Deep-Learning Based Framework To Detect Malicious Modifications In IC Layout. ISCAS (2023)
Yongming Chen, Yuzhou Tong, Bah-Hwee Gwee, Qi Cao, Sirajudeen Gulam Razul, Zhiping Lin
Real-time Traffic Classification in Encrypted Wireless Communication Network. ISCAS (2023)
Zixiang Zhou, Lei Sun, Hangcheng Han, Juncheng Chen, Bah-Hwee Gwee, Zhiping Lin
A Residual-Remainder Coupled Unlimited Sampling Framework for High Dynamic Range Signal Conversion. ISCAS (2023)
Jinhen Lee, Victor Adrian, Sun-Yang Tay, Yanshan Xie, Bah-Hwee Gwee, Joseph Chang
A 3D-Printed Fourth-Order Stacked Filter for Integrated DC-DC Converters. ISCAS (2023)
Erdong Huang, Xuenong Hong, Tong Lin, Yiqiong Shi, Bah-Hwee Gwee
GRACER: Graph-Based Standard Cell Recognition in IC Images for Hardware Assurance. IECON (2023)
Yee-Yang Tee, Xuenong Hong, Deruo Cheng, Chye-Soon Chee, Yiqiong Shi, Tong Lin, Bah-Hwee Gwee
Patch-Based Adversarial Training for Error-Aware Circuit Annotation of Delayered IC Images. IEEE Trans. Circuits Syst. II Express Briefs 70 (9) (2023)
Jun-Sheng Ng, Juncheng Chen, Si Wu, Nay Aung Kyaw, Kwen-Siong Chong, Zhiping Lin, Bah-Hwee Gwee
Improving FPGA-based Async-logic AES Accelerator with the Integration of Sync-logic Block RAMs. ISCAS (2023)
Deruo Cheng, Yiqiong Shi, Yee-Yang Tee, Jingsi Song, Xue Wang, Bihan Wen, Bah-Hwee Gwee
Deep-learning-based X-ray CT Slice Analysis for Layout Verification in Printed Circuit Boards. AICAS (2023)
Xuenong Hong, Tong Lin, Yiqiong Shi, Bah-Hwee Gwee
GraphClusNet: A Hierarchical Graph Neural Network for Recovered Circuit Netlist Partitioning. IEEE Trans. Artif. Intell. 4 (5) (2023)
Jun-Sheng Ng, Juncheng Chen, Nay Aung Kyaw, Ne Kyaw Zwa Lwin, Kwen-Siong Chong, Joseph Chang, Bah-Hwee Gwee
An Asynchronous-Logic Masked Advanced Encryption Standard (AES) Accelerator and its Side-Channel Attack Evaluations. ISCAS (2022)
Jun-Sheng Ng, Juncheng Chen, Kwen-Siong Chong, Joseph S. Chang, Bah-Hwee Gwee
A Highly Secure FPGA-Based Dual-Hiding Asynchronous-Logic AES Accelerator Against Side-Channel Attacks. IEEE Trans. Very Large Scale Integr. Syst. 30 (9) (2022)
Sun-Yang Tay, Victor Adrian, Joseph Chang, Jinhen Lee, Bah-Hwee Gwee
A Versatile and Accurate Vector-Based Method for Modeling and Analyzing Planar Air-Core Inductors. ISCAS (2022)
Yee-Yang Tee, Deruo Cheng, Chye-Soon Chee, Tong Lin, Yiqiong Shi, Bah-Hwee Gwee
Unsupervised Domain Adaptation with Histogram-gated Image Translation for Delayered IC Image Analysis. CoRR (2022)
Deruo Cheng, Yiqiong Shi, Tong Lin, Bah-Hwee Gwee, Kar-Ann Toh
Delayered IC image analysis with template-based Tanimoto Convolution and Morphological Decision. IET Circuits Devices Syst. 16 (2) (2022)
Juncheng Chen, Jun-Sheng Ng, Nay Aung Kyaw, Ne Kyaw Zwa Lwin, Kwen-Siong Chong, Zhiping Lin, Joseph Sylvester Chang, Bah-Hwee Gwee
Non-profiling based Correlation Optimization Deep Learning Analysis. ISCAS (2022)
Juncheng Chen, Jun-Sheng Ng, Nay Aung Kyaw, Zhili Zou, Kwen-Siong Chong, Zhiping Lin, Bah-Hwee Gwee
Incremental Linear Regression Attack. AsianHOST (2022)
Juncheng Chen, Jun-Sheng Ng, Nay Aung Kyaw, Ne Kyaw Zwa Lwin, Weng-Geng Ho, Kwen-Siong Chong, Zhiping Lin, Joseph Sylvester Chang, Bah-Hwee Gwee
Normalized Differential Power Analysis - for Ghost Peaks Mitigation. ISCAS (2021)
Ling Huang, Deruo Cheng, Xulei Yang, Tong Lin, Yiqiong Shi, Kaiyi Yang, Bah-Hwee Gwee, Bihan Wen
Joint Anomaly Detection and Inpainting for Microscopy Images Via Deep Self-Supervised Learning. ICIP (2021)
Kwen-Siong Chong, Jun-Sheng Ng, Juncheng Chen, Ne Kyaw Zwa Lwin, Nay Aung Kyaw, Weng-Geng Ho, Joseph Sylvester Chang, Bah-Hwee Gwee
Dual-Hiding Side-Channel-Attack Resistant FPGA-Based Asynchronous-Logic AES: Design, Countermeasures and Evaluation. IEEE J. Emerg. Sel. Topics Circuits Syst. 11 (2) (2021)
Weng-Geng Ho, Kwen-Siong Chong, Tony Tae-Hyoung Kim, Bah-Hwee Gwee
A Power-Aware Toggling-Frequency Actuator in Data-Toggling SRAM for Secure Data Protection. IEEE Trans. Circuits Syst. II Express Briefs 68 (6) (2021)
Juncheng Chen, Jun-Sheng Ng, Kwen-Siong Chong, Zhiping Lin, Bah-Hwee Gwee
A Novel Normalized Variance-Based Differential Power Analysis Against Masking Countermeasures. IEEE Trans. Inf. Forensics Secur. 16 (2021)
Weng-Geng Ho, Ali Akbar Pammu, Ne Kyaw Zwa Lwin, Kwen-Siong Chong, Bah-Hwee Gwee
High Throughput and Secure Authentication-Encryption on Asynchronous Multicore Processor for Edge Computing IoT Applications. ISOCC (2020)
Bah-Hwee Gwee
Hardware Attack and Assurance with Machine Learning: A Security Threat to Circuits and Systems. APCCAS (2020)
Jun-Sheng Ng, Juncheng Chen, Nay Aung Kyaw, Ne Kyaw Zwa Lwin, Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee
A Highly Efficient Power Model for Correlation Power Analysis (CPA) of Pipelined Advanced Encryption Standard (AES). ISCAS (2020)
Weng-Geng Ho, Ne Kyaw Zwa Lwin, Nay Aung Kyaw, Jun-Sheng Ng, Juncheng Chen, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
A DPA-Resistant Asynchronous-Logic NoC Router with Dual-Supply-Voltage-Scaling for Multicore Cryptographic Applications. ISCAS (2020)
Weng-Geng Ho, Chuan-Seng Ng, Nay Aung Kyaw, Ne Kyaw Zwa Lwin, Kwen-Siong Chong, Bah-Hwee Gwee
High Efficiency Early-Complete Brute Force Elimination Method for Security Analysis of Camouflage IC. APCCAS (2020)
Weng-Geng Ho, Kwen-Siong Chong, Tony Tae-Hyoung Kim, Bah-Hwee Gwee
A Secure Data-Toggling SRAM for Confidential Data Protection. ISCAS (2020)
Deruo Cheng, Yiqiong Shi, Tong Lin, Bah-Hwee Gwee, Kar-Ann Toh
Global Template Projection and Matching Method for Training-Free Analysis of Delayered IC Images. ISCAS (2019)
Deruo Cheng, Yiqiong Shi, Bah-Hwee Gwee, Kar-Ann Toh, Tong Lin
A Hierarchical Multiclassifier System for Automated Analysis of Delayered IC Images. IEEE Intell. Syst. 34 (2) (2019)
Aparna Shreedhar, Kwen-Siong Chong, Ne Kyaw Zwa Lwin, Nay Aung Kyaw, L. Nalangilli, W. Shu, Joseph S. Chang, Bah-Hwee Gwee
Low Gate-Count Ultra-Small Area Nano Advanced Encryption Standard (AES) Design. ISCAS (2019)
Kwen-Siong Chong, Aparna Shreedhar, Ne Kyaw Zwa Lwin, Nay Aung Kyaw, Weng-Geng Ho, Chao Wang, Jun Zhou, Bah-Hwee Gwee, Joseph S. Chang
Side-Channel-Attack Resistant Dual-Rail Asynchronous-Logic AES Accelerator Based on Standard Library Cells. AsianHOST (2019)
Weng-Geng Ho, Kwen-Siong Chong, Tony Tae-Hyoung Kim, Bah-Hwee Gwee
A Secure Data-Toggling SRAM for Confidential Data Protection. IEEE Trans. Circuits Syst. I Regul. Pap. (11) (2019)
Ali Akbar Pammu, Kwen-Siong Chong, Yi Wang, Bah-Hwee Gwee
A Highly Efficient Side Channel Attack with Profiling through Relevance-Learning on Physical Leakage Information. IEEE Trans. Dependable Secur. Comput. 16 (3) (2019)
Ali Akbar Pammu, Weng-Geng Ho, Ne Kyaw Zwa Lwin, Kwen-Siong Chong, Bah-Hwee Gwee
A High Throughput and Secure Authentication-Encryption AES-CCM Algorithm on Asynchronous Multicore Processor. IEEE Trans. Inf. Forensics Secur. 14 (4) (2019)
Weng-Geng Ho, Ali Akbar Pammu, Kyaw Zwa Lwin Ne, Kwen-Siong Chong, Bah-Hwee Gwee
Reconfigurable Routing Paths As Noise Generators Using NoC Platform for Hardware Security Applications. SoCC (2019)
Deruo Cheng, Yiqiong Shi, Tong Lin, Bah-Hwee Gwee, Kar-Ann Toh
Hybrid K-Means Clustering and Support Vector Machine Method for via and Metal Line Detections in Delayered IC Images. IEEE Trans. Circuits Syst. II Express Briefs (12) (2018)
Weng-Geng Ho, Zixian Zheng, Kwen-Siong Chong, Bah-Hwee Gwee
A Comparative Analysis of 65nm CMOS SRAM and Commercial SRAMs in Security Vulnerability Evaluation. DSL (2018)
Weng-Geng Ho, Kwen-Siong Chong, Kyaw Zwa Lwin Ne, Bah-Hwee Gwee, Joseph S. Chang
Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design. IEEE Trans. Very Large Scale Integr. Syst. 26 (1) (2018)
Cui Keer, Victor Adrian, Bah-Hwee Gwee, Joseph S. Chang
A Noise-Shaped Randomized Modulation for Switched-Mode DC-DC Converters. IEEE Trans. Circuits Syst. I Regul. Pap. (1) (2018)
Xuenong Hong, Deruo Cheng, Yiqiong Shi, Tong Lin, Bah-Hwee Gwee
Deep Learning for Automatic IC Image Analysis. DSL (2018)
Kwen-Siong Chong, Weng-Geng Ho, Tong Lin, Bah-Hwee Gwee, Joseph S. Chang
Sense Amplifier Half-Buffer (SAHB) A Low-Power High-Performance Asynchronous Logic QDI Cell Template. IEEE Trans. Very Large Scale Integr. Syst. 25 (2) (2017)
Qianqian Liu, Victor Adrian, Bah-Hwee Gwee, Joseph S. Chang
A class-E RF power amplifier with a novel matching network for high-efficiency dynamic load modulation. ISCAS (2017)
James Lim, Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee
DPA-resistant QDI dual-rail AES S-Box based on power-balanced weak-conditioned half-buffer. ISCAS (2017)
Ali Akbar Pammu, Kwen-Siong Chong, Bah-Hwee Gwee
Highly secured state-shift local clock circuit to countermeasure against side channel attack. ISCAS (2017)
Cui Keer, Victor Adrian, Yin Sun, Bah-Hwee Gwee, Joseph S. Chang
A low-harmonics low-noise randomized modulation scheme for multi-phase DC-DC converters. NEWCAS (2017)
Qianqian Liu, Victor Adrian, Bah-Hwee Gwee, Joseph S. Chang
A high-efficiency Class-E polar power-amplifier with a novel digitally-controlled output matching network. ISIC (2016)
Weng-Geng Ho, Kyaw Zwa Lwin Ne, N. Prashanth Srinivas, Kwen-Siong Chong, Tony Tae-Hyoung Kim, Bah-Hwee Gwee
Area-efficient and low stand-by power 1k-byte transmission-gate-based non-imprinting high-speed erase (TNIHE) SRAM. ISCAS (2016)
Ali Akbar Pammu, Kwen-Siong Chong, Ne Kyaw Zwa Lwin, Weng-Geng Ho, Nan Liu, Bah-Hwee Gwee
Success rate model for fully AES-128 in correlation power analysis. APCCAS (2016)
Weng-Geng Ho, Ali Akbar Pammu, Nan Liu, Kyaw Zwa Lwin Ne, Kwen-Siong Chong, Bah-Hwee Gwee
Security analysis of asynchronous-logic QDI cell approach for differential power analysis attack. ISIC (2016)
Ali Akbar Pammu, Kwen-Siong Chong, Weng-Geng Ho, Bah-Hwee Gwee
Interceptive side channel attack on AES-128 wireless communications for IoT applications. APCCAS (2016)
Ali Akbar Pammu, Kwen-Siong Chong, Bah-Hwee Gwee
Secured Low Power Overhead Compensator Look-Up-Table (LUT) Substitution Box (S-Box) Architecture. NAS (2016)
Ali Akbar Pammu, Kwen-Siong Chong, Bah-Hwee Gwee
Highly secured arithmetic hiding based S-Box on AES-128 implementation. ISIC (2016)
Weng-Geng Ho, Nan Liu, Kyaw Zwa Lwin Ne, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang
High performance low overhead template-based Cell-Interleave Pipeline (TCIP) for asynchronous-logic QDI circuits. ISCAS (2016)
Nan Liu, Kwen-Siong Chong, Weng-Geng Ho, Bah-Hwee Gwee, Joseph Sylvester Chang
Low normalized energy derivation asynchronous circuit synthesis flow through fork-join slack matching for cryptographic applications. DATE (2016)
Rong Zhou, Kwen-Siong Chong, Tong Lin, Bah-Hwee Gwee, Joseph S. Chang
A single-VDD half-clock-tolerant fine-grained dynamic voltage scaling pipeline. ISCAS (2015)
Weng-Geng Ho, Kwen-Siong Chong, Ne Kyaw Zwa Lwin, Bah-Hwee Gwee, Joseph S. Chang
High robustness energy- and area-efficient dynamic-voltage-scaling 4-phase 4-rail asynchronous-logic Network-on-Chip (ANoC). ISCAS (2015)
Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
Low power sub-threshold asynchronous quasi-delay-insensitive 32-bit arithmetic and logic unit based on autonomous signal-validity half-buffer. IET Circuits Devices Syst. 9 (4) (2015)
Hongxu Yin, Bah-Hwee Gwee, Zhiping Lin, Achanna Anil Kumar, Sirajudeen Gulam Razul, Chong Meng Samson See
Novel real-time system design for floating-point sub-Nyquist multi-coset signal blind reconstruction. ISCAS (2015)
Tian-Shun Ng, Yin Sun, Victor Adrian, Bah-Hwee Gwee, Joseph S. Chang
Design of an output stage for high switching frequency DC-DC converters. ISIC (2014)
Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
Low delay-variation sub-/near-threshold asynchronous-to-synchronous interface controller for GALS Network-on-Chips. APCCAS (2014)
Rong Zhou, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33 (7) (2014)
Rong Zhou, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang, Weng-Geng Ho
Synthesis of asynchronous QDI circuits using synchronous coding specifications. ISCAS (2014)
Salma Nashit, Victor Adrian, Cui Keer, Quoc-An Mai, Bah-Hwee Gwee, Joseph S. Chang
A self-oscillating class D audio amplifier with dual voltage and current feedback. ISIC (2014)
Victor Adrian, Cui Keer, Bah-Hwee Gwee, Joseph Sylvester Chang
A Randomized Modulation scheme for filterless digital Class D audio amplifiers. ISCAS (2014)
Junchao Chen, Kwen-Siong Chong, Bah-Hwee Gwee
Ultra-Low Power Read-Decoupled SRAMs with Ultra-Low Write-Bitline Voltage Swing. Circuits Syst. Signal Process. 33 (10) (2014)
Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang, Ne Kyaw Zwa Lwin
A dynamic-voltage-scaling 1kbyte×8-bit non-imprinting Master-Slave SRAM with high speed erase for low-power operation. ISIC (2014)
Kok-Leong Chang, Tong Lin, Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
A dual-core 8051 microcontroller system based on synchronous-logic and asynchronous-logic. ISCAS (2013)
Tong Lin, Kwen-Siong Chong, Joseph S. Chang, Bah-Hwee Gwee
System for Wireless Sensor Networks. IEEE J. Solid State Circuits 48 (2) (2013)
Kok-Leong Chang, Joseph S. Chang, Bah-Hwee Gwee, Kwen-Siong Chong
Synchronous-Logic and Asynchronous-Logic 8051 Microcontroller Cores for Realizing the Internet of Things: A Comparative Study on Dynamic Voltage Scaling and Variation Effects. IEEE J. Emerg. Sel. Topics Circuits Syst. 3 (1) (2013)
Yiqiong Shi, Bah-Hwee Gwee
Designing globally-asynchronous-locally-system from multi-rate Simulink model. NEWCAS (2013)
Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
Low power sub-threshold asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-bit ALU. ISCAS (2013)
Weng-Geng Ho, Kwen-Siong Chong, Tong Lin, Bah-Hwee Gwee, Joseph S. Chang
Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic. ISCAS (2012)
Kwen-Siong Chong, Kok-Leong Chang, Bah-Hwee Gwee, Joseph S. Chang
Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors. IEEE J. Solid State Circuits 47 (3) (2012)
Yiqiong Shi, Bah-Hwee Gwee, Ye Ren, Thet Khaing Phone, Chan Wai Ting
Extracting functional modules from flattened gate-level netlist. ISCIT (2012)
Junchao Chen, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
An Ultra-Dynamic Voltage Scalable (U-DVS) 10T SRAM with bit-interleaving capability. ISCAS (2012)
Kok-Leong Chang, Tong Lin, Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
A comparative study on asynchronous Quasi-Delay-Insensitive templates. ISCAS (2012)
Weng-Geng Ho, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang, Yin Sun, Kok-Leong Chang
Improved asynchronous-logic dual-rail Sense Amplifier-based Pass Transistor Logic with high speed and low power operation. ISCAS (2011)
Chong-Fatt Law, Bah-Hwee Gwee, Joseph Sylvester Chang
Modeling and Synthesis of Asynchronous Pipelines. IEEE Trans. Very Large Scale Integr. Syst. 19 (4) (2011)
Yiqiong Shi, Bah-Hwee Gwee, Joseph Sylvester Chang
Asynchronous DSP for low-power energy-efficient embedded systems. Microprocess. Microsystems 35 (3) (2011)
Junchao Chen, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang
A low-power dual-rail inputs write method for bit-interleaved memory cells. ISCAS (2011)
Yiqiong Shi, Chan Wai Ting, Bah-Hwee Gwee, Ye Ren
A highly efficient method for extracting FSMs from flattened gate-level netlist. ISCAS (2010)
Victor Adrian, Joseph S. Chang, Bah-Hwee Gwee
A Randomized Wrapped-Around Pulse Position Modulation Scheme for DC-DC Converters. IEEE Trans. Circuits Syst. I Regul. Pap. (9) (2010)
Tong Lin, Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang
Fine-grained Power Gating for Leakage and Short-circuit Power Reduction by using Asynchronous-logic. ISCAS (2009)
Victor Adrian, Joseph S. Chang, Bah-Hwee Gwee
A Low-Voltage Micropower Digital Class-D Amplifier Modulator for Hearing Aids. IEEE Trans. Circuits Syst. I Regul. Pap. (2) (2009)
Bah-Hwee Gwee, Joseph S. Chang, Yiqiong Shi, Chien-Chung Chua, Kwen-Siong Chong
A Low-Voltage Micropower Asynchronous Multiplier With Shift-Add Multiplication Approach. IEEE Trans. Circuits Syst. I Regul. Pap. (7) (2009)
Kok-Leong Chang, Bah-Hwee Gwee, Yuanjin Zheng
A Performance Comparison on Asynchronous Matched-delay Templates. ISCAS (2009)
Chong-Fatt Law, Bah-Hwee Gwee, Joseph Sylvester Chang
Asynchronous Control Network Optimization Using Fast Minimum-Cycle-Time Analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27 (6) (2008)
Kok-Leong Chang, Yao Zhu, Bah-Hwee Gwee
De-synchronization of a point-of-sales digital-logic controller. ISCAS (2008)
Kok-Leong Chang, Bah-Hwee Gwee, Yuanjin Zheng
A semi-custom memory design for an asynchronous 8051 microcontroller. ISCAS (2008)
Kwen-Siong Chong, Bah-Hwee Gwee, Joseph S. Chang
Energy-Efficient Synchronous-Logic and Asynchronous-Logic FFT/IFFT Processors. IEEE J. Solid State Circuits 42 (9) (2007)
Kok-Leong Chang, Bah-Hwee Gwee, Yuanjin Zheng
An Asynchronous Dual-Rail Multiplier based on Energy-Efficient STFB Templates. ISCAS (2007)
Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang
Low energy 16-bit Booth leapfrog array multiplier using dynamic adders. IET Circuits Devices Syst. 1 (2) (2007)
Kunal Mukherjee, Bah-Hwee Gwee
A 32-point FFT based Noise Reduction Algorithm for Single Channel Speech Signals. ISCAS (2007)
Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang
Design of several asynchronous-logic macrocells for a low-voltage micropower cell library. IET Circuits Devices Syst. 1 (2) (2007)
Kwen-Siong Chong, Bah-Hwee Gwee, Joseph Sylvester Chang
A Low Energy FFT/IFFT Processor for Hearing Aids. ISCAS (2007)
Chong-Fatt Law, Bah-Hwee Gwee, Joseph Sylvester Chang
Fast and memory-efficient invariant computation of ordinary Petri nets. IET Comput. Digit. Tech. 1 (5) (2007)

Bah-Hwee Gwee.css-eqlu8i{font-size:small;padding-left:4px;}

Publication Activity (10 Years)

Top Topics

Top Venues

Bah-Hwee Gwee