Login / Signup
Improving FPGA-based Async-logic AES Accelerator with the Integration of Sync-logic Block RAMs.
Jun-Sheng Ng
Juncheng Chen
Si Wu
Nay Aung Kyaw
Kwen-Siong Chong
Zhiping Lin
Bah-Hwee Gwee
Published in:
ISCAS (2023)
Keyphrases
</>
logic programming
multi valued
neural network
modal logic
defeasible logic
database
automated reasoning
image sequences
video sequences
image compression
steady state
digital circuits
predicate logic
asynchronous circuits
sound and complete axiomatization