Steven M. Nowick

Publication Activity (10 Years)

Years Active: 1989-2022
Publications (10 Years): 10

Top Venues

ASYNC

ISLPED

DAC

IEEE Trans. Very Large Scale Integr. Syst.

Publications

Davide Bertozzi, Kshitij Bhardwaj, Steven M. Nowick
An Asynchronous Soft Macro for Ultra-Low Power Communication in Neuromorphic Computing. AICAS (2022)
Davide Bertozzi, Gabriele Miorandi, Alberto Ghiribaldi, Wayne P. Burleson, Greg Sadowski, Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick
Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Systems. IEEE Micro 41 (1) (2021)
Kshitij Bhardwaj, Paolo Mantovani, Luca P. Carloni, Steven M. Nowick
Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs. ISLPED (2019)
Kshitij Bhardwaj, Steven M. Nowick
A Continuous-Time Replication Strategy for Efficient Multicast in Asynchronous NoCs. IEEE Trans. Very Large Scale Integr. Syst. 27 (2) (2019)
Davide Bertozzi, Gabriele Miorandi, Mahdi Tala, Steven M. Nowick
Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Networks-on-Chip. NGCAS (2017)
Weiwei Jiang, Davide Bertozzi, Gabriele Miorandi, Steven M. Nowick, Wayne P. Burleson, Greg Sadowski
An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart. DATE (2017)
Kshitij Bhardwaj, Weiwei Jiang, Steven M. Nowick
Achieving Lightweight Multicast in Asynchronous NoCs Using a Continuous-Time Multi-Way Read Buffer. NOCS (2017)
Gabriele Miorandi, Marco Balboni, Steven M. Nowick, Davide Bertozzi
Accurate Assessment of Bundled-Data Asynchronous NoCs Enabled by a Predictable and Efficient Hierarchical Synthesis Flow. ASYNC (2017)
Weiwei Jiang, Steven M. Nowick
A High-Throughput Asynchronous Multi-resource Arbiter Using a Pipelined Assignment Approach. ASYNC (2017)
Kshitij Bhardwaj, Steven M. Nowick
Achieving lightweight multicast in asynchronous networks-on-chip using local speculation. DAC (2016)
Weiwei Jiang, Kshitij Bhardwaj, Geoffray Lacourba, Steven M. Nowick
A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's. DAC (2015)
Gabriele Miorandi, Davide Bertozzi, Steven M. Nowick
Increasing Impartiality and Robustness in High-Performance N-Way Asynchronous Arbiters. ASYNC (2015)
Steven M. Nowick, Montek Singh
Asynchronous Design - Part 2: Systems and Methodologies. IEEE Des. Test 32 (3) (2015)
Steven M. Nowick, Montek Singh
Asynchronous Design - Part 1: Overview and Recent Advances. IEEE Des. Test 32 (3) (2015)
John Demme, Bipin Rajendran, Steven M. Nowick, Simha Sethumadhavan
Increasing reconfigurability with memristive interconnects. ICCD (2015)
Christos Vezyrtzis, Yannis P. Tsividis, Steven M. Nowick
Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity. IEEE Trans. Very Large Scale Integr. Syst. 23 (10) (2015)
Georgios Faldamis, Weiwei Jiang, Gennette Gill, Steven M. Nowick
A low-latency asynchronous interconnection network with early arbitration resolution. ASP-DAC (2014)
Christos Vezyrtzis, Weiwei Jiang, Steven M. Nowick, Yannis P. Tsividis
A Flexible, Event-Driven Digital Filter With Frequency Response Independent of Input Sample Rate. IEEE J. Solid State Circuits 49 (10) (2014)
Gabriele Miorandi, Alberto Ghiribaldi, Steven M. Nowick, Davide Bertozzi
Crossbar replication vs. sharing for virtual channel flow control in asynchronous NoCs: A comparative study. VLSI-SoC (2014)
Jian Liu, Steven M. Nowick, Mingoo Seok
Soft MOUSETRAP: A Bundled-Data Asynchronous Pipeline Scheme Tolerant to Random Variations at Ultra-Low Supply Voltages. ASYNC (2013)
Alberto Ghiribaldi, Davide Bertozzi, Steven M. Nowick
A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systems. DATE (2013)
Christos Vezyrtzis, Weiwei Jiang, Steven M. Nowick, Yannis P. Tsividis
A flexible, clockless digital filter. ESSCIRC (2013)
Yu Chen, Mingoo Seok, Steven M. Nowick
Robust and energy-efficient asynchronous dynamic pipelines for ultra-low-voltage operation using adaptive keeper control. ISLPED (2013)
Christos Vezyrtzis, Yannis P. Tsividis, Steven M. Nowick
Designing pipelined delay lines with dynamically-adaptive granularity for low-energy applications. ICCD (2012)
Melinda Y. Agyekum, Steven M. Nowick
Error-Correcting Unordered Codes and Hardware Support for Robust Asynchronous Global Communication. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31 (1) (2012)
Melinda Y. Agyekum, Steven M. Nowick
A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication. DATE (2011)
Steven M. Nowick, Montek Singh
High-Performance Asynchronous Pipelines: An Overview. IEEE Des. Test Comput. 28 (5) (2011)
Montek Singh, Steven M. Nowick
Introduction to Special Issue: Asynchrony in System Design. ACM J. Emerg. Technol. Comput. Syst. 7 (4) (2011)
Gennette Gill, Sumedh S. Attarde, Geoffray Lacourba, Steven M. Nowick
A low-latency adaptive asynchronous interconnection network using bi-modal router nodes. NOCS (2011)
Michael N. Horak, Steven M. Nowick, Matthew Carlberg, Uzi Vishkin
A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30 (4) (2011)
Melinda Y. Agyekum, Steven M. Nowick
An error-correcting unordered code and hardware support for robust asynchronous global communication. DATE (2010)
Marco Cannizzaro, Weiwei Jiang, Steven M. Nowick
Practical completion detection for 2-of-N delay-insensitive codes. ICCD (2010)
Montek Singh, Steven M. Nowick
ACM Journal on Emerging Technologies in Computing Systems. ACM Trans. Design Autom. Electr. Syst. 16 (1) (2010)
Montek Singh, José A. Tierno, Alexander V. Rylyakov, Sergey V. Rylov, Steven M. Nowick
An Adaptively Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 Gigahertz. IEEE Trans. Very Large Scale Integr. Syst. 18 (7) (2010)
Michael N. Horak, Steven M. Nowick, Matthew Carlberg, Uzi Vishkin
A Low-Overhead Asynchronous Interconnection Network for GALS Chip Multiprocessors. NOCS (2010)
William F. McLaughlin, Amitava Mitra, Steven M. Nowick
Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication. IEEE Trans. Very Large Scale Integr. Syst. 17 (7) (2009)
Cheoljoo Jeong, Steven M. Nowick
Technology Mapping and Cell Merger for Asynchronous Threshold Networks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27 (4) (2008)
Cheoljoo Jeong, Steven M. Nowick
Block-Level Relaxation for Timing-Robust Asynchronous Circuits Based on Eager Evaluation. ASYNC (2008)
Peggy B. McGee, Melinda Y. Agyekum, Moustafa A. Mohamed, Steven M. Nowick
A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication. ASYNC (2008)
Montek Singh, Steven M. Nowick
MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines. IEEE Trans. Very Large Scale Integr. Syst. 15 (6) (2007)
Montek Singh, Steven M. Nowick
The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style. IEEE Trans. Very Large Scale Integr. Syst. 15 (11) (2007)
Cheoljoo Jeong, Steven M. Nowick
Optimization of Robust Asynchronous Circuits by Local Input Completeness Relaxation. ASP-DAC (2007)
Melinda Y. Agyekum, Steven M. Nowick
A Cycle-Based Decomposition Method for Burst-Mode Asynchronous Controllers. ASYNC (2007)
Peggy B. McGee, Steven M. Nowick
An efficient algorithm for time separation of events in concurrent systems. ICCAD (2007)
Montek Singh, Steven M. Nowick
The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style. IEEE Trans. Very Large Scale Integr. Syst. 15 (11) (2007)
Amitava Mitra, William F. McLaughlin, Steven M. Nowick
Efficient Asynchronous Protocol Converters for Two-Phase Delay-Insensitive Global Communication. ASYNC (2007)
Cheoljoo Jeong, Steven M. Nowick
Optimal Technology Mapping and Cell Merger for Asynchronous Threshold Networks. ASYNC (2006)
Peggy B. McGee, Steven M. Nowick
A lattice-based framework for the classification and design of asynchronous pipelines. DAC (2005)
Peggy B. McGee, Steven M. Nowick, Edward G. Coffman Jr.
Efficient performance analysis of asynchronous systems based on periodicity. CODES+ISSS (2005)
Feng Shi, Yiorgos Makris, Steven M. Nowick, Montek Singh
Test generation for ultra-high-speed asynchronous pipelines. ITC (2005)
Cheoljoo Jeong, Steven M. Nowick
Fast hazard detection in combinational circuits. DAC (2004)
Tiberiu Chelcea, Steven M. Nowick
Robust interfaces for mixed-timing systems. IEEE Trans. Very Large Scale Integr. Syst. 12 (8) (2004)
Yee William Li, George Patounakis, Kenneth L. Shepard, Steven M. Nowick
High-throughput asynchronous datapath with software-controlled voltage scaling. IEEE J. Solid State Circuits 39 (4) (2004)
Yee William Li, George Patounakis, Anup P. Jose, Kenneth L. Shepard, Steven M. Nowick
Asynchronous Datapath with Software-Controlled On-Chip Adaptive Voltage Scaling for Multirate Signal Processing Application. ASYNC (2003)
Steven M. Nowick, Charles W. O'Donnell
On the Existence of Hazard-Free Multi-Level Logic. ASYNC (2003)
Soha Hassoun, Steven M. Nowick, Leon Stok
Guest Editorial. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22 (6) (2003)
Tiberiu Chelcea, Steven M. Nowick
Resynthesis and Peephole Transformations for the Optimization of Large-Scale Asynchronous Systems. IWLS (2002)
Recep O. Ozdag, Peter A. Beerel, Montek Singh, Steven M. Nowick
High-Speed Non-Linear Asynchronous Pipelines. DATE (2002)
Tiberiu Chelcea, Steven M. Nowick, Andrew Bardsley, Doug A. Edwards
A Burst-Mode Oriented Back-End for the Balsa Synthesis System. DATE (2002)
Tiberiu Chelcea, Steven M. Nowick
Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems. DAC (2002)
José A. Tierno, Sergey V. Rylov, Alexander V. Rylyakov, Montek Singh, Steven M. Nowick
An Adaptively-Pipelined Mixed Synchronous-Asynchronous Digital FIR Filter Chip Operating at 1.3 GigaHertz. ASYNC (2002)
Michael Theobald, Steven M. Nowick
Transformations for the Synthesis and Optimization of Asynchronous Distributed Control. DAC (2001)
Tiberiu Chelcea, Steven M. Nowick
Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols. DAC (2001)
Montek Singh, Steven M. Nowick
MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines. ICCD (2001)
Montek Singh, Steven M. Nowick
High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths. ASYNC (2000)
Tiberiu Chelcea, Steven M. Nowick
Low-Latency Asynchronous FIFO's Using Token Rings. ASYNC (2000)
Montek Singh, Steven M. Nowick
Synthesis for logical initializability of synchronous finite-state machines. IEEE Trans. Very Large Scale Integr. Syst. 8 (5) (2000)
Mark B. Josephs, Steven M. Nowick, Kees van Berkel
Modeling and design of asynchronous circuits. Proc. IEEE 87 (2) (1999)
Steven M. Nowick, Mark B. Josephs, Kees van Berkel
Special Issue On Asynchronous Circuits And Systems. Proc. IEEE 87 (2) (1999)
Kees van Berkel, Mark B. Josephs, Steven M. Nowick
Applications of asynchronous circuits. Proc. IEEE 87 (2) (1999)
Erik Brunvand, Steven M. Nowick, Kenneth Y. Yun
Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces. DAC (1999)
Robert M. Fuhrer, Steven M. Nowick
OPTIMISTA: state minimization of asynchronous FSMs for optimum output logic. ICCAD (1999)
Michael Theobald, Steven M. Nowick
An Implicit Method for Hazard-Free Two-Level Logic Minimization. ASYNC (1998)
Luis A. Plana, Steven M. Nowick
Architectural optimization for low-power nonpipelined asynchronous systems. IEEE Trans. Very Large Scale Integr. Syst. 6 (1) (1998)
Michael Theobald, Steven M. Nowick
Fast heuristic and exact algorithms for two-level hazard-free logic minimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17 (11) (1998)
Martin Benes, Steven M. Nowick, Andrew Wolfe
A Fast Asynchronous Huffman Decoder for Compressed-Code Embedded Processors. ASYNC (1998)
Steven M. Nowick, Michael Theobald
Synthesis of low-power asynchronous circuits in a specified environment. ISLPED (1997)
Steven M. Nowick, Niraj K. Jha, Fu-Chiung Cheng
Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16 (12) (1997)
Steven M. Nowick, Kenneth Y. Yun, Ayoob E. Dooply, Peter A. Beerel
Speculative Completion for the Design of High-Performance Asynchronous Dynamic Adders. ASYNC (1997)
Montek Singh, Steven M. Nowick
Synthesis for Logical Initializability of Synchronous Finite State Machines. VLSI Design (1997)
Erik Brunvand, Steven M. Nowick, Kenneth Y. Yun
Practical Advances in Asynchronous Design. ICCD (1997)
Robert M. Fuhrer, Steven M. Nowick
OPTIMIST: state minimization for optimal 2-level logic implementation. ICCAD (1997)
Martin Benes, Andrew Wolfe, Steven M. Nowick
A High-Speed Asynchronous Decompression Circuit for Embedded Processors. ARVLSI (1997)
Luis A. Plana, Steven M. Nowick
Concurrency-oriented optimization for low-power asynchronous systems. ISLPED (1996)
Michael Theobald, Steven M. Nowick, Tao Wu
Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic. DAC (1996)
Prabhakar Kudva, Ganesh Gopalakrishnan, Hans M. Jacobson, Steven M. Nowick
Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes. DAC (1996)
Montek Singh, Steven M. Nowick
Synthesis-for-Initializability of Asynchronous Sequential Machines. ITC (1996)
Robert M. Fuhrer, Bill Lin, Steven M. Nowick
Algorithms for the optimal state assignment of asynchronous state machines. ARVLSI (1995)
Steven M. Nowick, David L. Dill
Exact two-level minimization of hazard-free logic with multiple-input changes. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14 (8) (1995)
Robert M. Fuhrer, Bill Lin, Steven M. Nowick
Symbolic hazard-free minimization and encoding of asynchronous finite state machines. ICCAD (1995)
Peter A. Beerel, Kenneth Y. Yun, Steven M. Nowick, Pei-Chuan Yeh
Estimation and bounding of energy consumption in burst-mode control circuits. ICCAD (1995)
Steven M. Nowick, Niraj K. Jha, Fu-Chiung Cheng
Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability. VLSI Design (1995)
Ganesh Gopalakrishnan, Erik Brunvand, Nick Michell, Steven M. Nowick
A correctness criterion for asynchronous circuit validation and optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 13 (11) (1994)
Steven M. Nowick, Bill Coates
UCLOCK: Automated Design of High-Peformance Unclocked State Machines. ICCD (1994)
Steven M. Nowick, Mark E. Dean, David L. Dill, Mark Horowitz
The design of a high-performance cache controller: a case study in asynchronous synthesis. Integr. 15 (3) (1993)
Kenneth Y. Yun, David L. Dill, Steven M. Nowick
Synthesis of 3D Asynchronous State Machines. ICCD (1992)
Steven M. Nowick, David L. Dill
Exact two-level minimization of hazard-free logic with multiple-input changes. ICCAD (1992)
David L. Dill, Steven M. Nowick, Robert F. Sproull
Specification and Automatic Verification of Self-Timed Queues. Formal Methods Syst. Des. 1 (1) (1992)
Steven M. Nowick, Kenneth Y. Yun, David L. Dill
Practical Asynchronous Controller Design. ICCD (1992)
Steven M. Nowick, David L. Dill
Synthesis of Asynchronous State Machines Using A Local Clock. ICCD (1991)

Steven M. Nowick.css-eqlu8i{font-size:small;padding-left:4px;}

Publication Activity (10 Years)

Top Topics

Top Venues

Steven M. Nowick