search
search
reviewers
reviewers
feeds
feeds
assignments
assignments

settings
logout

Asim J. Al-Khalili

Publication Activity (10 Years)

Years Active: 1973-2021
Publications (10 Years): 1

Top Topics

Distribution Network

Top Venues

IEEE Trans. Very Large Scale Integr. Syst.

Medical Biol. Eng. Comput.

Publications

P. R. Berthelson, Payam Ghassemi, J. W. Wood, G. G. Stubblefield, Asim J. Al-Khalili, M. D. Jones, Mark F. Horstemeyer, Souma Chowdhury, R. K. Prabhu
A finite element-guided mathematical surrogate modeling approach for assessing occupant injury trends across variations in simplified vehicular impact conditions. Medical Biol. Eng. Comput. 59 (5) (2021)
Houman Zarrabi, Asim J. Al-Khalili, Yvon Savaria
Vt-conscious repeater insertion in power-managed VLSI. ISIC (2014)
Seyed Ebrahim Esmaeili, Asim J. Al-Khalili
10 GHz throughput FinFET dual-edge triggered flip-flops. CCECE (2014)
Seyed Ebrahim Esmaeili, Asim J. Al-Khalili
Integrated Power and Clock Distribution Network. IEEE Trans. Very Large Scale Integr. Syst. 21 (10) (2013)
Afshin Nourivand, Asim J. Al-Khalili, Yvon Savaria
Postsilicon Tuning of Standby Supply Voltage in SRAMs to Reduce Yield Losses Due to Parametric Data-Retention Failures. IEEE Trans. Very Large Scale Integr. Syst. 20 (1) (2012)
Seyed Ebrahim Esmaeili, Asim J. Al-Khalili, Glenn E. R. Cowan
Low-Swing Differential Conditional Capturing Flip-Flop for LC Resonant Clock Distribution Networks. IEEE Trans. Very Large Scale Integr. Syst. 20 (8) (2012)
Seyed Ebrahim Esmaeili, Riadul Islam, Asim J. Al-Khalili, Glenn E. R. Cowan
Dual-edge triggered sense amplifier flip-flop utilizing an improved scheme to reduce area, power, and complexity. ICECS (2012)
Seyed Ebrahim Esmaeili, Ali M. Farhangi, Asim J. Al-Khalili, Glenn E. R. Cowan
Clock tree structure with reduced wire length using the matched-delay skew compensation technique. CCECE (2012)
Ali Valaee, Asim J. Al-Khalili
SRAM read-assist scheme for high performanc low power applications. ISOCC (2011)
Afshin Nourivand, Asim J. Al-Khalili, Yvon Savaria
Analysis of Resistive Open Defects in Drowsy SRAM Cells. J. Electron. Test. 27 (2) (2011)
Houman Zarrabi, Asim J. Al-Khalili, Yvon Savaria
Repeater insertion in power-managed VLSI systems. ACM Great Lakes Symposium on VLSI (2011)
Seyed Ebrahim Esmaeili, Asim J. Al-Khalili, Glenn E. R. Cowan
Estimating required driver strength in the resonant clock generator. APCCAS (2010)
Ali M. Farhangi, Asim J. Al-Khalili, Dhamin Al-Khalili
Pattern-Driven Clock Tree Routing with Via Minimization. ISVLSI (2010)
Houman Zarrabi, Asim J. Al-Khalili, Yvon Savaria
An interconnect-aware Dynamic Voltage Scaling scheme for DSM VLSI. ISCAS (2010)
Seyed Ebrahim Esmaeili, Ali M. Farhangi, Asim J. Al-Khalili, Glenn E. R. Cowan
Skew compensation in energy recovery clock distribution networks. IET Comput. Digit. Tech. 4 (1) (2010)
Houman Zarrabi, Asim J. Al-Khalili, Yvon Savaria
Estimation of energy performance in computing platforms. ICECS (2009)
Houman Zarrabi, Asim J. Al-Khalili, Yvon Savaria
An interconnect-aware delay model for dynamic voltage scaling in NM technologies. ACM Great Lakes Symposium on VLSI (2009)
Asim J. Al-Khalili
A CAD Tool for Generation of Synthesizable and Scalable Square of Binary Numbers. ICN/ICONS/MCL (2006)
Houman Zarrabi, Haydar Saaied, Asim J. Al-Khalili, Yvon Savaria
Zero skew differential clock distribution network. ISCAS (2006)
Adnan Kabbani, Dhamin Al-Khalili, Asim J. Al-Khalili
Delay analysis of CMOS gates using modified logical effort model. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24 (6) (2005)
Haydar Saaied, Dhamin Al-Khalili, Asim J. Al-Khalili, Mohamed Nekili
Simultaneous adaptive wire adjustment and local topology modification for tuning a bounded-skew clock tree. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24 (10) (2005)
Shaoqiang Bi, Warren J. Gross, Wei Wang, Asim J. Al-Khalili, M. N. S. Swamy
An Area-Reduced Scheme for Modulo 2n-1 Addition/Subtraction. IWSOC (2005)
Haydar Saaied, Dhamin Al-Khalili, Asim J. Al-Khalili
Clock tree tuning using shortest paths polygon. SoCC (2004)
Shaoqiang Bi, Wei Wang, Asim J. Al-Khalili
-1) converters. ISCAS (2) (2004)
Shaoqiang Bi, Wei Wang, Asim J. Al-Khalili
New modulo decomposed residue-to-binary algorithm for general moduli sets. ICASSP (5) (2004)
Adnan Kabbani, Dhamin Al-Khalili, Asim J. Al-Khalili
Technology-portable analytical model for DSM CMOS inverter transition-time estimation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22 (9) (2003)
Asim J. Al-Khalili, Aiping Hu
Design of a 32-bit squarer - exploiting addition redundancy. ISCAS (5) (2003)
Cheng-Yu Pai, Asim J. Al-Khalili, William E. Lynch
Low-Power Constant-Coefficient Multiplier Generator. J. VLSI Signal Process. 35 (2) (2003)
Haydar Saaied, Dhamin Al-Khalili, Asim J. Al-Khalili, Mohamed Nekili
Adaptive wire adjustment for bounded skew Clock Distribution Network. ASP-DAC (2003)
Haydar Saaied, Dhamin Al-Khalili, Asim J. Al-Khalili, Mohamed Nekili
Quadratic deferred-merge embedding algorithm for zero skew clock distribution network. Timing Issues in the Specification and Synthesis of Digital Systems (2002)
R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili, S. Y. A. Shah
A Low Power Approach to Floating Point Adder Design for DSP Applications. J. VLSI Signal Process. 27 (3) (2001)
R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili
Power implications of precision limited arithmetic in floating point FIR filters. ISCAS (1) (1999)
Jacob Augustine, William E. Lynch, Yuke Wang, Asim J. Al-Khalili
Lossy Compression of Images Using Logic Minimization. VLSI Design (1999)
R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili
An IEEE Compliant Floating Point MAF. VLSI (1999)
R. V. K. Pillai, Asim J. Al-Khalili, Dhamin Al-Khalili
A Low Power Floating Point Accumulator. VLSI Design (1998)
R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili
A Low Power Approach to Floating Point Adder Design. ICCD (1997)
R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili
Energy delay measures of barrel switch architectures for pre-alignment of floating point operands for addition. ISLPED (1997)
H. Ahmad, Asim J. Al-Khalili, L. Landsberger, M. Kahrizi
A 2D micromachined accelerometer. ICECS (1996)
R. V. K. Pillai, Dhamin Al-Khalili, Asim J. Al-Khalili
Energy delay analysis of partial product reduction methods for parallel multiplier implementation. ISLPED (1996)
Michael Ogbonna Esonu, Asim J. Al-Khalili, Salim Hariri
Area efficient computing structures for concurrent error detection in systolic arrays. J. VLSI Signal Process. 10 (3) (1995)
Michael Ogbonna Esonu, Asim J. Al-Khalili, Salim Hariri, Dhamin Al-Khalili
Design techniques for fault-tolerant systolic arrays. J. VLSI Signal Process. 11 (1-2) (1995)
Michael Ogbonna Esonu, Asim J. Al-Khalili, Salim Hariri
Design Methodology for Fault-Tolerant Systolic Array Architectures. ICPP (2) (1992)
F. Rouatbi, Baher Haroun, Asim J. Al-Khalili
Power estimation tool for sub-micron CMOS VLSI circuits. ICCAD (1992)
Michael Ogbonna Esonu, Asim J. Al-Khalili, Salim Hariri
Area Efficient Computing Structures for Concurrent Error Detection in Systolic Architectures. ICPP (1) (1991)
Michael Ogbonna Esonu, Asim J. Al-Khalili, Salim Hariri
On the Design of Optimal Fault-Tolerant Systolic Array Architecures. IPPS (1991)
Asim J. Al-Khalili, Yong Zhu, Dhamin Al-Khalili
A module generator for optimized CMOS buffers. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 9 (10) (1990)
Michael Ogbonna Esonu, Asim J. Al-Khalili, Salim Hariri
Design of optimal systolic arrays: a systematic approach. SPDP (1990)
Asim J. Al-Khalili, Yong Zhu, Dhamin Al-Khalili
A Module Generator for Optimized CMOS Buffers. DAC (1989)
Asim J. Al-Khalili, Dhamin Al-Khalili, K. Ammar
An algorithm for polygon conversion to boxes for VLSI layouts. Integr. 6 (3) (1988)
Ram Dantu, Nikitas J. Dimopoulos, R. V. Patel, Asim J. Al-Khalili
A micro-manipulator vision in IC Manufacturing. ICRA (1988)
Asim J. Al-Khalili
A general approach to relative offset settings of traffic signals. IEEE Trans. Syst. Man Cybern. 15 (4) (1985)
Asim J. Al-Khalili
Urban traffic control - A general approach. IEEE Trans. Syst. Man Cybern. 15 (2) (1985)
Asim J. Al-Khalili
The optimum green split of a cycle time. IEEE Trans. Syst. Man Cybern. 15 (5) (1985)
Asim J. Al-Khalili
An Algorithm for an Intelligent Arabic Computer Terminal. Int. J. Man Mach. Stud. 20 (4) (1984)
C. J. Macleod, Asim J. Al-Khalili
An On-Line Optimization Procedure for an Urban Traffic System. Optimization Techniques (1973)