Login / Signup
Delay analysis of CMOS gates using modified logical effort model.
Adnan Kabbani
Dhamin Al-Khalili
Asim J. Al-Khalili
Published in:
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2005)
Keyphrases
</>
probabilistic model
mathematical model
empirical data
neural network
sufficient conditions
statistical analysis
theoretical analysis
computational model
statistical model
social networks
similarity measure
data analysis
management system