Timing Issues in the Specification and Synthesis of Digital Systems