Login / Signup

Fault simulation and test generation for clock delay faults.

Yoshinobu HigamiHiroshi TakahashiShin-ya KobayashiKewal K. Saluja
Published in: ASP-DAC (2011)
Keyphrases