Login / Signup
Jan Mulder
Publication Activity (10 Years)
Years Active: 1997-2017
Publications (10 Years): 2
Top Topics
Low Voltage
Hd Video
Design Considerations
Nm Technology
Top Venues
ISSCC
IEEE J. Solid State Circuits
CICC
</>
Publications
</>
Jan Mulder
,
Paul Ferguson
,
Un-Ku Moon
Session 16 overview: Gigahertz data converters.
ISSCC
(2017)
Edgar Sánchez-Sinencio
,
Jan Mulder
,
Antonio Liscidini
,
Eric A. M. Klumperink
,
Elad Alon
Introduction to the December Special Issue on the 2016 IEEE International Solid-State Circuits Conference.
IEEE J. Solid State Circuits
51 (12) (2016)
Jan Mulder
,
Davide Vecchi
,
Yi Ke
,
Stefano Bozzola
,
Mark Core
,
Nitz Saputra
,
Qiongna Zhang
,
Jeff Riley
,
Han Yan
,
Mattia Introini
,
Sijia Wang
,
Christopher M. Ward
,
Jan R. Westra
,
Jiansong Wan
,
Klaas Bult
26.3 An 800MS/S 10b/13b receiver for 10GBASE-T Ethernet in 28nm CMOS.
ISSCC
(2015)
Frank M. L. van der Goes
,
Christopher M. Ward
,
Santosh Astgimath
,
Han Yan
,
Jeff Riley
,
Jan Mulder
,
Sijia Wang
,
Klaas Bult
11.4 A 1.5mW 68dB SNDR 80MS/s 2× interleaved SAR-assisted pipelined ADC in 28nm CMOS.
ISSCC
(2014)
Jan R. Westra
,
Jan Mulder
,
Yi Ke
,
Davide Vecchi
,
Xiaodong Liu
,
Erol Arslan
,
Jiansong Wan
,
Qiongna Zhang
,
Sijia Wang
,
Frank M. L. van der Goes
,
Klaas Bult
Design considerations for low-power analog front ends in full-duplex 10GBASE-T transceivers.
CICC
(2014)
Frank M. L. van der Goes
,
Christopher M. Ward
,
Santosh Astgimath
,
Han Yan
,
Jeff Riley
,
Zeng Zeng
,
Jan Mulder
,
Sijia Wang
,
Klaas Bult
A 1.5 mW 68 dB SNDR 80 Ms/s 2 × Interleaved Pipelined SAR ADC in 28 nm CMOS.
IEEE J. Solid State Circuits
49 (12) (2014)
Jan R. Westra
,
Jan Mulder
,
Yi Ke
,
Davide Vecchi
,
Xiaodong Liu
,
Erol Arslan
,
Jiansong Wan
,
Qiongna Zhang
,
Sijia Wang
,
Frank M. L. van der Goes
,
Klaas Bult
8.5 A sub-1.75W full-duplex 10GBASE-T transceiver in 40nm CMOS.
ISSCC
(2014)
Davide Vecchi
,
Jan Mulder
,
Frank M. L. van der Goes
,
Jan R. Westra
,
Emre Ayranci
,
Christopher M. Ward
,
Jiansong Wan
,
Klaas Bult
An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS.
IEEE J. Solid State Circuits
46 (12) (2011)
Jan Mulder
,
Frank M. L. van der Goes
,
Davide Vecchi
,
Jan R. Westra
,
Emre Ayranci
,
Christopher M. Ward
,
Jiansong Wan
,
Klaas Bult
An 800MS/s dual-residue pipeline ADC in 40nm CMOS.
ISSCC
(2011)
Imran Ahmed
,
Jan Mulder
,
David A. Johns
A Low-Power Capacitive Charge Pump Based Pipelined ADC.
IEEE J. Solid State Circuits
45 (5) (2010)
Chi-Hung Lin
,
Frank M. L. van der Goes
,
Jan R. Westra
,
Jan Mulder
,
Yu Lin
,
Erol Arslan
,
Emre Ayranci
,
Xiaodong Liu
,
Klaas Bult
A 12b 2.9GS/s DAC with IM3 ≪-60dBc beyond 1GHz in 65nm CMOS.
ISSCC
(2009)
Imran Ahmed
,
Jan Mulder
,
David A. Johns
A 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18µm CMOS using capacitive charge-pumps.
ISSCC
(2009)
Chi-Hung Lin
,
Frank M. L. van der Goes
,
Jan R. Westra
,
Jan Mulder
,
Yu Lin
,
Erol Arslan
,
Emre Ayranci
,
Xiaodong Liu
,
Klaas Bult
A 12 bit 2.9 GS/s DAC With IM3 ≪ -60 dBc Beyond 1 GHz in 65 nm CMOS.
IEEE J. Solid State Circuits
44 (12) (2009)
Jasper Bedaux
,
Leendert Van Gastel
,
Piet Blankert
,
Jan Mulder
,
Jeroen Verschuur
,
Wopke Wijngaard
The e-Xperimenteren+ Project: Pool of Remote Experiments and Software Environment.
Int. J. Online Eng.
1 (2) (2005)
Jan Mulder
,
Christopher M. Ward
,
Chi-Hung Lin
,
David Kruse
,
Jan R. Westra
,
Marcel Lugthart
,
Erol Arslan
,
Rudy J. van de Plassche
,
Klaas Bult
,
Frank M. L. van der Goes
0.13-μm CMOS.
IEEE J. Solid State Circuits
39 (12) (2004)
Wouter A. Serdijn
,
Jan Mulder
,
Daniel Rocha
,
Luís Cléber C. Marques
Advances in low-voltage ultra-low-power analog circuit design.
ICECS
(2001)
Wouter A. Serdijn
,
Jan Mulder
,
Michiel H. L. Kouwenhoven
,
Arthur H. M. van Roermund
A low-voltage translinear second-order quadrature oscillator.
ISCAS (2)
(1999)
Michiel H. L. Kouwenhoven
,
Jan Mulder
,
Wouter A. Serdijn
,
Arthur H. M. van Roermund
Analysis of noise in higher-order translinear filters.
ISCAS (6)
(1999)
L. P. L. van Dijk
,
Albert C. van der Woerd
,
Jan Mulder
,
Arthur H. M. van Roermund
An ultra-low-power, low-voltage electronic audio delay line for use in hearing aids.
IEEE J. Solid State Circuits
33 (2) (1998)
Dorra Masmoudi
,
Wouter A. Serdijn
,
Jan Mulder
,
Albert C. van der Woerd
,
Jean Tomas
,
Jean Paul Dom
A new current mode synthesis method for dynamic translinear filters and its application in hearing aids.
ICECS
(1998)
Wouter A. Serdijn
,
Jan Mulder
,
Albert C. van der Woerd
,
Arthur H. M. van Roermund
A wide-tunable translinear second-order oscillator.
IEEE J. Solid State Circuits
33 (2) (1998)
Wouter A. Serdijn
,
Martijn Broest
,
Jan Mulder
,
Albert C. van der Woerd
,
Arthur H. M. van Roermund
A low-voltage ultra-low-power translinear integrator for audio filter applications.
IEEE J. Solid State Circuits
32 (4) (1997)
Jan Mulder
,
Marcel van de Gevel
,
Arthur H. M. van Roermund
A reduced-area low-power low-voltage single-ended differential pair.
IEEE J. Solid State Circuits
32 (2) (1997)
Jan Mulder
,
Albert C. van der Woerd
,
Wouter A. Serdijn
,
Arthur H. M. van Roermund
An RMS-DC converter based on the dynamic translinear principle.
IEEE J. Solid State Circuits
32 (7) (1997)