Login / Signup
An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS.
Davide Vecchi
Jan Mulder
Frank M. L. van der Goes
Jan R. Westra
Emre Ayranci
Christopher M. Ward
Jiansong Wan
Klaas Bult
Published in:
IEEE J. Solid State Circuits (2011)
Keyphrases
</>
analog to digital converter
cmos technology
silicon on insulator
nm technology
metal oxide semiconductor
high speed
power consumption
power supply
circuit design
low power
analog vlsi
low cost
amino acids
data sets
low voltage
vlsi circuits
hd video
pose estimation
x ray
neural network