Kunihiko Iizuka

Publication Activity (10 Years)

Years Active: 1996-2016
Publications (10 Years): 5

Top Topics

Gate Dielectrics

Top Venues

IEEE J. Solid State Circuits

IEICE Trans. Electron.

Publications

Takeshi Mitsunaka, Nobuyuki Ashida, Akira Saito, Kunihiko Iizuka, Tetsuhito Suzuki, Yuichi Ogawa, Minoru Fujishima
28.3 CMOS biosensor IC focusing on dielectric relaxations of biological water with 120GHz and 60GHz oscillator arrays. ISSCC (2016)
Masahiko Maruyama, Shigenari Taguchi, Masafumi Yamanoue, Kunihiko Iizuka
An Analog Front-End for a Multifunction Sensor Employing a Weak-Inversion Biasing Technique With 26 nVrms, 25 aCrms, and 19 fArms Input-Referred Noise. IEEE J. Solid State Circuits 51 (10) (2016)
Takeshi Mitsunaka, Daiki Sato, Nobuyuki Ashida, Akira Saito, Kunihiko Iizuka, Tetsuhito Suzuki, Yuichi Ogawa, Minoru Fujishima
CMOS Biosensor IC Focusing on Dielectric Relaxations of Biological Water With 120 and 60 GHz Oscillator Arrays. IEEE J. Solid State Circuits 51 (11) (2016)
Masahiko Maruyama, Shigenari Taguchi, Masafumi Yamanoue, Kunihiko Iizuka
A 24-bit multi-functional sensor analog front end employing low noise biasing technique with 8.2nV/√Hz input referred noise. A-SSCC (2015)
Takeshi Mitsunaka, Kunihiko Iizuka, Minoru Fujishima
97-mW 8-Phase CMOS VCO and Dividers for a 134-GHz PLL Synthesizer. IEICE Trans. Electron. (7) (2015)
Takeshi Mitsunaka, Masafumi Yamanoue, Kunihiko Iizuka, Minoru Fujishima
8-GHz Locking Range and 0.4-pJ Low-Energy Differential Dual-Modulus 10/11 Prescaler. IEICE Trans. Electron. (6) (2014)
Takeshi Mitsunaka, Yusuke Kishino, Masafumi Yamanoue, Kunihiko Iizuka, Minoru Fujishima
9dB NF and +11dBm OIP3 CMOS Single Conversion Front-End for a Satellite Low-Noise Block Down-Converter. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (1) (2014)
Mutsuo Daito, Yoshiro Nakata, Satoshi Sasaki, Hiroyuki Gomyo, Hideki Kusamitsu, Yoshio Komoto, Kunihiko Iizuka, Katsuyuki Ikeuchi, Gil-Su Kim, Makoto Takamiya, Takayasu Sakurai
Capacitively Coupled Non-Contact Probing Circuits for Membrane-Based Wafer-Level Simultaneous Testing. IEEE J. Solid State Circuits 46 (10) (2011)
Mutsuo Daito, Yoshiro Nakata, Satoshi Sasaki, Hiroyuki Gomyo, Hideki Kusamitsu, Yoshio Komoto, Kunihiko Iizuka, Katsuyuki Ikeuchi, Gil-Su Kim, Makoto Takamiya, Takayasu Sakurai
Capacitively coupled non-contact probing circuits for membrane-based wafer-level simultaneous testing. ISSCC (2010)
Kunihiko Iizuka
Foreword. IEICE Trans. Electron. (6) (2010)
Yoshihisa Fujimoto, Yusuke Kanazawa, Pascal Lo Ré, Kunihiko Iizuka
A 100 MS/s 4 MHz Bandwidth 70 dB SNR ΔΣ ADC in 90 nm CMOS. IEEE J. Solid State Circuits 44 (6) (2009)
Kunihiko Iizuka, Masato Koutani, Takeshi Mitsunaka, Hiroshi Kawamura, Shinji Toyoyama, Masayuki Miyamoto, Akira Matsuzawa
RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers. IEICE Trans. Electron. (6) (2008)
Takae Sakai, Shinya Ito, Nobuyoshi Kaiki, Atsushi Sakai, Mamoru Okazaki, Masayuki Natsumi, Akira Saito, Kazumasa Kioi, Masato Koutani, Koutani Kagoshima, Shuichi Kawama, Hiroshi Kijima, Shinji Toyoyama, Nobutoshi Matsunaga, Mutsumi Hamaguchi, Hiroshi Kawamura, Kunihiko Iizuka
A Digital TV Receiver RF and BB Chipset with Adaptive Bias-Current Control for Mobile Applications. ISSCC (2007)
Kunihiko Iizuka, Hiroshi Kawamura, Takanobu Fujiwara, Kanetomo Kagoshima, Shuichi Kawama, Hiroshi Kijima, Masato Koutani, Shinji Toyoyama, Keiichi Sakuno
A 184 mW Fully Integrated DVB-H Tuner With a Linearized Variable Gain LNA and Quadrature Mixers Using Cross-Coupled Transconductor. IEEE J. Solid State Circuits 42 (4) (2007)
Masato Koutani, Hiroshi Kawamura, Shinji Toyoyama, Kunihiko Iizuka
A Digitally Controlled Variable-Gain Low-Noise Amplifier With Strong Immunity to Interferers. IEEE J. Solid State Circuits 42 (11) (2007)
Kunihiko Iizuka, Hirofumi Matsui, Masaya Ueda, Mutsuo Daito
A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s. IEEE J. Solid State Circuits 41 (4) (2006)
Mutsuo Daito, Hirofumi Matsui, Masaya Ueda, Kunihiko Iizuka
A 14-bit 20-MS/s Pipelined ADC With Digital Distortion Calibration. IEEE J. Solid State Circuits 41 (11) (2006)
Koutani Kagoshima, Shuichi Kawama, Shinji Toyoyama, Kunihiko Iizuka
Fast Automatic Tuning of Channel Selection Filters Based on Phase Delay Calibration. CICC (2006)
Masato Koutani, Kunihiko Iizuka
A high OIP3 quadrature mixer using cross-coupled transconductor. CICC (2005)
Shin'ichiro Azuma, Shuichi Kawama, Kunihiko Iizuka, Masayuki Miyamoto, Daniel Senderowicz
Embedded anti-aliasing in switched-capacitor ladder filters with variable gain and offset compensation. IEEE J. Solid State Circuits 37 (3) (2002)
Kunihiko Iizuka, Masayuki Miyamoto, Yoshiji Ohta, Takahiro Suyama, Keita Hara, Shuichi Kawama, Hirofumi Matsui, Shin'ichiro Azuma, Shigenari Taguchi, Yoshihisa Fujimoto, Daniel Senderowicz
CDMA functional blocks using recycling integrator correlators-matched filters and delay-locked loops. IEEE J. Solid State Circuits 36 (3) (2001)
Daniel Senderowicz, Shin'ichiro Azuma, Shuichi Kawama, Kunihiko Iizuka, Masayuki Miyamoto
Embedded anti-aliasing in switched-capacitor ladder filters. CICC (2001)
Yoshihisa Fujimoto, Shuichi Kawama, Kunihiko Iizuka, Masayuki Miyamoto, Daniel Senderowicz
A 2-V 3.7-mW delay locked-loop using recycling integrator correlators for a 5-Mcps DS-CDMA demodulator. CICC (2000)
Tetsuya Yagi, Seiji Kameda, Kunihiko Iizuka
A parallel analog intelligent vision sensor with a variable receptive field. Systems and Computers in Japan 30 (1) (1999)
Kunihiko Iizuka, Masayuki Miyamoto, Hirofumi Matsui
Dynamically Adaptable CMOS Winner-Take-All Neural Network. NIPS (1996)