Login / Signup

A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s.

Kunihiko IizukaHirofumi MatsuiMasaya UedaMutsuo Daito
Published in: IEEE J. Solid State Circuits (2006)
Keyphrases