Login / Signup

Yield, Overall Test Environment Timing Accuracy, and Defect Level Trade-Offs for High-Speed Interconnect Device Testing.

Baosheng WangYong B. ChoSassan TabatabaeiAndré Ivanov
Published in: Asian Test Symposium (2003)
Keyphrases