Login / Signup
Mythri Alle
Publication Activity (10 Years)
Years Active: 2006-2013
Publications (10 Years): 0
Top Topics
Dependency Analysis
Design Space Exploration
Hardware Design
Lightweight
Top Venues
SCAM
DAC
</>
Publications
</>
Antoine Floch
,
Tomofumi Yuki
,
Ali El Moussawi
,
Antoine Morvan
,
Kevin J. M. Martin
,
Maxime Naullet
,
Mythri Alle
,
Ludovic L'Hours
,
Nicolas Simon
,
Steven Derrien
,
François Charot
,
Christophe Wolinski
,
Olivier Sentieys
GeCoS: A framework for prototyping custom hardware design flows.
SCAM
(2013)
Mythri Alle
,
Antoine Morvan
,
Steven Derrien
Runtime dependency analysis for loop pipelining in high-level synthesis.
DAC
(2013)
Ratna Krishnamoorthy
,
Saptarsi Das
,
Keshavan Varadarajan
,
Mythri Alle
,
Masahiro Fujita
,
Soumitra Kumar Nandy
,
Ranjani Narayan
Data Flow Graph Partitioning Algorithms and Their Evaluations for Optimal Spatio-temporal Computation on a Coarse Grain Reconfigurable Architecture.
IPSJ Trans. Syst. LSI Des. Methodol.
4 (2011)
Ratna Krishnamoorthy
,
Keshavan Varadarajan
,
Masahiro Fujita
,
Mythri Alle
,
S. K. Nandy
,
Ranjani Narayan
Dataflow Graph Partitioning for Optimal Spatio-Temporal Computation on a Coarse Grain Reconfigurable Architecture.
ARC
(2011)
Prasenjit Biswas
,
Keshavan Varadarajan
,
Mythri Alle
,
S. K. Nandy
,
Ranjani Narayan
Design space exploration of systolic realization of QR factorization on a runtime reconfigurable platform.
ICSAMOS
(2010)
Prasenjit Biswas
,
Pramod P. Udupa
,
Rajdeep Mondal
,
Keshavan Varadarajan
,
Mythri Alle
,
S. K. Nandy
,
Ranjani Narayan
Accelerating Numerical Linear Algebra Kernels on a Scalable Run Time Reconfigurable Platform.
ISVLSI
(2010)
Ratna Krishnamoorthy
,
Keshavan Varadarajan
,
Ganesh Garga
,
Mythri Alle
,
S. K. Nandy
,
Ranjani Narayan
,
Masahiro Fujita
Towards minimizing execution delays on dynamically reconfigurable processors: a case study on REDEFINE.
CASES
(2010)
N. Thambi Prashank
,
M. Prasadarao
,
Avinaba Dutta
,
Keshavan Varadarajan
,
Mythri Alle
,
S. K. Nandy
,
Ranjani Narayan
Enhancements for variable N-point streaming FFT/IFFT on REDEFINE, a runtime reconfigurable architecture.
ICSAMOS
(2010)
Alexander Fell
,
Mythri Alle
,
Keshavan Varadarajan
,
Prasenjit Biswas
,
Saptarsi Das
,
Jugantor Chetia
,
S. K. Nandy
,
Ranjani Narayan
Streaming FFT on REDEFINE-v2: an application-architecture design space exploration.
CASES
(2009)
Mythri Alle
,
Keshavan Varadarajan
,
Alexander Fell
,
C. Ramesh Reddy
,
Joseph Nimmy
,
Saptarsi Das
,
Prasenjit Biswas
,
Jugantor Chetia
,
Adarsha Rao
,
S. K. Nandy
,
Ranjani Narayan
REDEFINE: Runtime reconfigurable polymorphic ASIC.
ACM Trans. Embed. Comput. Syst.
9 (2) (2009)
Mythri Alle
,
Keshavan Varadarajan
,
Alexander Fell
,
S. K. Nandy
,
Ranjani Narayan
Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures.
ARC
(2009)
Adarsha Rao
,
Mythri Alle
,
Sainath V
,
Reyaz Shaik
,
Rajashekhar Chowhan
,
Sreeramula Sankaraiah
,
Sravanthi Mantha
,
S. K. Nandy
,
Ranjani Narayan
An Input Triggered Polymorphic ASIC for H.264 Decoding.
ASAP
(2009)
Ganesh Garga
,
Mythri Alle
,
Keshavan Varadarajan
,
S. K. Nandy
,
H. S. Jamadagni
Realizing a flexible constraint length Viterbi decoder for software radio on a de Bruijn interconnection network.
SoC
(2008)
Mythri Alle
,
Keshavan Varadarajan
,
Ramesh C. Ramesh
,
Joseph Nimmy
,
Alexander Fell
,
Adarsha Rao
,
S. K. Nandy
,
Ranjani Narayan
Synthesis of application accelerators on Runtime Reconfigurable Hardware.
ASAP
(2008)
Joseph Nimmy
,
C. Ramesh Reddy
,
Keshavan Varadarajan
,
Mythri Alle
,
Alexander Fell
,
S. K. Nandy
,
Ranjani Narayan
RECONNECT: A NoC for polymorphic ASICs using a low overhead single cycle router.
ASAP
(2008)
Adarsha Rao
,
Mythri Alle
,
S. K. Nandy
,
Ranjani Narayan
Architecture of a polymorphic ASIC for interoperability across multi-mode H.264 decoders.
ASAP
(2008)
A. N. Satrawala
,
Keshavan Varadarajan
,
Mythri Alle
,
S. K. Nandy
,
Ranjani Narayan
REDEFINE: Architecture of a SoC Fabric for Runtime Composition of Computation Structures.
FPL
(2007)
Mythri Alle
,
Jayanta Biswas
,
S. K. Nandy
High Performance VLSI Architecture Design for H.264 CAVLC Decoder.
ASAP
(2006)