Login / Signup

High Performance VLSI Architecture Design for H.264 CAVLC Decoder.

Mythri AlleJayanta BiswasS. K. Nandy
Published in: ASAP (2006)
Keyphrases
  • vlsi architecture
  • low complexity
  • vlsi implementation
  • low power
  • multiresolution
  • real time
  • computer vision