Login / Signup

Selection of potentially testable path delay faults for test generation.

Atsushi MurakamiSeiji KajiharaTsutomu SasaoIrith PomeranzSudhakar M. Reddy
Published in: ITC (2000)
Keyphrases