Login / Signup

High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability.

Sying-Jyan WangTung-Hua Yeh
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2009)
Keyphrases