Hajime Shibata

Publication Activity (10 Years)

Years Active: 2000-2024
Publications (10 Years): 18

Top Topics

Wide Dynamic Range

Analog To Digital Converter

Markov Processes

Top Venues

IEEE J. Solid State Circuits

IEEE Trans. Circuits Syst. II Express Briefs

Publications

Sharvil Patil, Asha Ganesan, Hajime Shibata, Victor Kozlov, Gerry Taylor, Qingnan Yu, Zhao Li, Zeynep Lulec, Konstantinos Vasilakopoulos, Prawal Shrestha, Donald Paterson, Raviteja Theertham, Aseer Chowdhury
22.2 A 700MHZ-BW -164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital Reconstruction Achieving 3 using Digital Cancellation of DAC Errors. ISSCC (2024)
Rishabh Mittal, Hajime Shibata, Sharvil Patil, Erik Krommenhoek, Prawal Shrestha, Gabriele Manganaro, Anantha P. Chandrakasan, Hae-Seung Lee
A 6.4-GS/s 1-GHz BW Continuous-Time Pipelined ADC With Time-Interleaved Sub-ADC-DAC Achieving 61.7-dB SNDR in 16-nm FinFET. IEEE J. Solid State Circuits 59 (4) (2024)
Rishabh Mittal, Hajime Shibata, Sharvil Patil, Erik Krommenhoek, Prawal Shrestha, Gabriele Manganaro, Anantha P. Chandrakasan, Hae-Seung Lee
A 6.4-GS/s 1-GHz BW Continuous-Time Pipelined ADC with Time-Interleaved Sub-ADC-DAC Achieving 61.7-dB SNDR in 16-nm FinFET. VLSI Technology and Circuits (2023)
Sharvil Patil, Raviteja Theertham, Hajime Shibata, Victor Kozlov, Asha Ganesan, Efram Burlingame, Zhao Li, Rama Thakar, Qianqian Zhang, Yue Yin, Aathreya Bhat
A 1-MHz-Bandwidth Continuous-Time Delta-Sigma ADC Achieving >90dB SFDR and >80dB Antialiasing Using Reference-Switched Resistive Feedback DACs. CICC (2023)
M. Wagih Ismail, Hajime Shibata, Zhao Li, Sharvil Patil, Tony Chan Carusone
A Design Methodology for Achieving Near Nyquist Continuous Time Pipelined ADCs. IEEE Trans. Circuits Syst. I Regul. Pap. 69 (12) (2022)
Shanthi Pavan, Hajime Shibata
Continuous-Time Pipelined Analog-to-Digital Converters: A Mini-Tutorial. IEEE Trans. Circuits Syst. II Express Briefs 68 (3) (2021)
Hajime Shibata, Gerry Taylor, Bob Schell, Victor Kozlov, Sharvil Patil, Donald Paterson, Asha Ganesan, Yunzhi Dong, Wenhua Yang, Yue Yin, Zhao Li, Prawal Shrestha, Athreya Gopal, Aathreya Bhat, Shanthi Pavan
16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter. ISSCC (2020)
Hajime Shibata
Thermal noise limits - ΔΣ vs. pipeline ADCs. ISCAS (2018)
Qiwei Wang, Hajime Shibata, Antonio Liscidini, Anthony Chan Carusone
A Digital Filtering ADC With Programmable Blocker Cancellation for Wireless Receivers. IEEE J. Solid State Circuits 53 (3) (2018)
Jialin Zhao, Yunzhi Dong, Wenhua Yang, Hajime Shibata, Prawal Shrestha, Zhao Li, Trevor C. Caldwell, José B. Silva, Jeffrey C. Gealow
A -89-dBc IMD3 DAC Sub-System in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique. IEEE Trans. Circuits Syst. II Express Briefs (7) (2018)
Yunzhi Dong, José B. Silva, Qingdong Meng, Jialin Zhao, Wenhua Yang, Trevor C. Caldwell, Hajime Shibata, Zhao Li, Donald Paterson, Jeffrey C. Gealow
Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS. CICC (2018)
Hajime Shibata, Victor Kozlov, Zexi Ji, Asha Ganesan, Haiyang Zhu, Donald Paterson
16.2 A 9GS/s 1GHz-BW oversampled continuous-time pipeline ADC achieving -161dBFS/Hz NSD. ISSCC (2017)
Qiwei Wang, Hajime Shibata, Anthony Chan Carusone, Antonio Liscidini
A LTE RX front-end with digitally programmable multi-band blocker cancellation in 28nm CMOS. CICC (2017)
Trevor C. Caldwell, Hajime Shibata
High-speed oversampled continuous-time analog-to-digital converters. MWSCAS (2017)
Hajime Shibata, Victor Kozlov, Zexi Ji, Asha Ganesan, Haiyang Zhu, Donald Paterson, Jialin Zhao, Sharvil Patil, Shanthi Pavan
A 9-GS/s 1.125-GHz BW Oversampling Continuous-Time Pipeline ADC Achieving -164-dBFS/Hz NSD. IEEE J. Solid State Circuits 52 (12) (2017)
Yunzhi Dong, José B. Silva, Qingdong Meng, Jialin Zhao, Wenhua Yang, Trevor C. Caldwell, Hajime Shibata, Zhao Li, Donald Paterson, Jeffrey C. Gealow
Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28nm CMOS. CICC (2017)
Yunzhi Dong, Jialin Zhao, Wenhua Yang, Trevor C. Caldwell, Hajime Shibata, Richard Schreier, Qingdong Meng, José B. Silva, Donald Paterson, Jeffrey C. Gealow
15.5 A 930mW 69dB-DR 465MHz-BW CT 1-2 MASH ADC in 28nm CMOS. ISSCC (2016)
Yunzhi Dong, Jialin Zhao, Wenhua Yang, Trevor C. Caldwell, Hajime Shibata, Zhao Li, Richard Schreier, Qingdong Meng, José B. Silva, Donald Paterson, Jeffrey C. Gealow
A 72 dB-DR 465 MHz-BW Continuous-Time 1-2 MASH ADC in 28 nm CMOS. IEEE J. Solid State Circuits 51 (12) (2016)
Trevor C. Caldwell, David Alldred, Richard Schreier, Hajime Shibata, Yunzhi Dong
Advances in high-speed continuous-time delta-sigma modulators. CICC (2014)
Hajime Shibata, Richard Schreier, Wenhua Yang, Ali Shaikh, Donald Paterson, Trevor C. Caldwell, David Alldred, Ping Wing Lai
A DC-to-1GHz tunable RF ΔΣ ADC achieving DR = 74dB and BW = 150MHz at f0 = 450MHz using 550mW. ISSCC (2012)
Hajime Shibata, Richard Schreier, Wenhua Yang, Ali Shaikh, Donald Paterson, Trevor C. Caldwell, David Alldred, Ping Wing Lai
= 450 MHz Using 550 mW. IEEE J. Solid State Circuits 47 (12) (2012)
Shunsuke Okura, Hajime Shibata, Tetsuro Okura, Toru Ido, Kenji Taniguchi
A Frequency Model of a Continuously Driven Clocked CMOS Comparator. IEEE Trans. Circuits Syst. II Express Briefs (12) (2010)
Wenhua Yang, William Schofield, Hajime Shibata, Sudhir Korrapati, Ali Shaikh, Nazmy Abaskharoun, Dave Ribner
A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD. ISSCC (2008)
Hiromi Kashiwaya, Tetsuro Matsumoto, Hajime Shibata, Kiyoe Tani, Satoshi Kashiwaya
Measurement System for Switching Current Distribution in Intrinsic Josephson Junctions. IEICE Trans. Electron. (3) (2007)
Richard Schreier, Nazmy Abaskharoun, Hajime Shibata, Iuri Mehr, Steve Rose, Donald Paterson
A 375mW Quadrature Bandpass ΔΣ ADC with 90dB DR and 8.5MHz BW at 44MHz. ISSCC (2006)
Shunsuke Okura, Tetsuro Okura, Kenji Taniguchi, Hajime Shibata
Frequency Response Analysis of Latch Utilized in High-Speed Comparator. ICECS (2006)
Richard Schreier, Nazmy Abaskharoun, Hajime Shibata, Donald Paterson, Steven Rose, Iuri Mehr, Qui Luu
A 375-mW Quadrature Bandpass$\Delta\Sigma$ADC With 8.5-MHz BW and 90-dB DR at 44 MHz. IEEE J. Solid State Circuits 41 (12) (2006)
Hajime Shibata, Adrian Stoica, Nobuo Fujii
Controllable decoding for automated analog circuit structure design. Soft Comput. 8 (5) (2004)
Hajime Shibata, Soji Mori, Nobuo Fujii
Automated Design of Analog Circuits Using a Cell-Based Structure. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. (2) (2003)
Hajime Shibata, Soji Mori, Nobuo Fujii
Automated Design of Analog Circuits Using Cell-Based Structure . Evolvable Hardware (2002)
Hajime Shibata, Nobuo Fujii
Analog circuit synthesis by superimposing of sub-circuits. ISCAS (5) (2001)
Akira Nakaaki, Hajime Shibata, Toru Murase, Masahiko Tsukamoto, Shojiro Nishio
Maintenance of location-dependent views in mobile database environments. Systems and Computers in Japan 31 (11) (2000)