Login / Signup

22.2 A 700MHZ-BW -164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital Reconstruction Achieving 3 using Digital Cancellation of DAC Errors.

Sharvil PatilAsha GanesanHajime ShibataVictor KozlovGerry TaylorQingnan YuZhao LiZeynep LulecKonstantinos VasilakopoulosPrawal ShresthaDonald PatersonRaviteja TheerthamAseer Chowdhury
Published in: ISSCC (2024)
Keyphrases
  • high speed
  • sigma delta
  • low cost
  • signal processing
  • image reconstruction
  • real time
  • high frequency
  • compressed sensing
  • signal reconstruction