Caaliph Andriamisaina

Publication Activity (10 Years)

Years Active: 2005-2019
Publications (10 Years): 3

Top Topics

High Frame Rate

Dedicated Hardware

Parallel Computing

Top Venues

ACM Trans. Embed. Comput. Syst.

IEEE J. Solid State Circuits

Publications

Laurent Millet, Stéphane Chevobbe, Caaliph Andriamisaina, Lamine Benaissa, Edouard Deschaseaux, Edith Beigné, Karim Ben Chehida, Maria Lepecq, Mehdi Darouich, Fabrice Guellec, Thomas Dombek, Marc Duranton
A 5500-frames/s 85-GOPS/W 3-D Stacked BSI Vision Chip Based on Parallel In-Focal-Plane Acquisition and Processing. IEEE J. Solid State Circuits 54 (4) (2019)
Arief Wicaksana, Amir Charif, Caaliph Andriamisaina, Nicolas Ventroux
Hybrid Prototyping Methodology for Rapid System Validation in HW/SW Co-Design. DASIP (2019)
Laurent Millet, Stéphane Chevobbe, Caaliph Andriamisaina, Edith Beigné, Fabrice Guellec, Thomas Dombek, Lamine Benaissa, Edouard Deschaseaux, Marc Duranton, K. Benchehida, Mehdi Darouich, Maria Lepecq
A 5500FPS 85GOPS/W 3D Stacked BSI Vision Chip Based on Parallel in-Focal-Plane Acquisition and Processing. VLSI Circuits (2018)
Yves Lhuillier, Maroun Ojail, Alexandre Guerre, Jean-Marc Philippe, Karim Ben Chehida, Farhat Thabet, Caaliph Andriamisaina, Chafic Jaber, Raphaël David
HARS: A hardware-assisted runtime software for embedded many-core architectures. ACM Trans. Embed. Comput. Syst. 13 (3s) (2014)
Farhat Thabet, Yves Lhuillier, Caaliph Andriamisaina, Jean-Marc Philippe, Raphaël David
An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture. DATE (2013)
Caaliph Andriamisaina, Philippe Coussy, Emmanuel Casseau, Cyrille Chavet
High-Level Synthesis for Designing Multimode Architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29 (11) (2010)
Bertrand Le Gal, Emmanuel Casseau, Caaliph Andriamisaina
Synthèse de haut niveau tenant compte de la dynamique des traitements. Analyse de la largeur des données d'applications du TDSI et gestion de cette information lors de la synthèse de haut niveau. Tech. Sci. Informatiques 27 (9-10) (2008)
Caaliph Andriamisaina, Emmanuel Casseau, Philippe Coussy
Synthesis of Multimode digital signal processing systems. AHS (2007)
Cyrille Chavet, Caaliph Andriamisaina, Philippe Coussy, Emmanuel Casseau, Emmanuel Juin, Pascal Urard, Eric Martin
A design flow dedicated to multi-mode architectures for DSP applications. ICCAD (2007)
Bertrand Le Gal, Caaliph Andriamisaina, Emmanuel Casseau
Bit-Width Aware High-Level Synthesis for Digital Signal Processing Systems. SoCC (2006)
Caaliph Andriamisaina, Bertrand Le Gal, Emmanuel Casseau
Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems. SiPS (2006)
Catherine Dezan, Erwan Fabiani, Christophe Gouyen, Loïc Lagadec, Bernard Pottier, Caaliph Andriamisaina, Alix Poungou
Synthèse portable pour micro-architectures à grain fin. Application aux turbo décodeurs et nanofabriques. Tech. Sci. Informatiques 25 (7) (2006)
Caaliph Andriamisaina, Catherine Dezan, Christophe Jégo, Bernard Pottier
Abstract Synthesis of Turbo Decoder Elements onto Reconfigurable Circuit. ERSA (2005)