Login / Signup

Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits.

Seiji KajiharaIrith PomeranzKozo KinoshitaSudhakar M. Reddy
Published in: DAC (1993)
Keyphrases