Login / Signup

Hierarchical extreme-voltage stress test of analog CMOS ICs for gate-oxide reliability enhancement.

Chin-Long WeyMohammad Athar KhalilJim LiuGregory Wierzba
Published in: ACM Great Lakes Symposium on VLSI (2004)
Keyphrases