Xiaoyan Xiang

Publication Activity (10 Years)

Years Active: 2008-2020
Publications (10 Years): 32

Top Topics

Beat Classification

Collaborative Design

Error Correction

Top Venues

IEICE Electron. Express

IEICE Trans. Inf. Syst.

IEEE Trans. Very Large Scale Integr. Syst.

Publications

Jiaquan Wu, Feiteng Li, Zhijian Chen, Xiaoyan Xiang, Yu Pu
Patient-Specific ECG Classification with Integrated Long Short-Term Memory and Convolutional Neural Networks. IEICE Trans. Inf. Syst. (5) (2020)
Chen Chen, Xiaoyan Xiang, Chang Liu, Yunhai Shang, Ren Guo, Dongqi Liu, Yimin Lu, Ziyi Hao, Jiahui Luo, Zhijian Chen, Chunqiang Li, Yu Pu, Jianyi Meng, Xiaolang Yan, Yuan Xie, Xiaoning Qi
Xuantie-910: Innovating Cloud and Edge Computing by RISC-V. Hot Chips Symposium (2020)
Chen Chen, Xiaoyan Xiang, Chang Liu, Yunhai Shang, Ren Guo, Dongqi Liu, Yimin Lu, Ziyi Hao, Jiahui Luo, Zhijian Chen, Chunqiang Li, Yu Pu, Jianyi Meng, Xiaolang Yan, Yuan Xie, Xiaoning Qi
Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension : Industrial Product. ISCA (2020)
Yan He, Zhijian Chen, Xiaoyan Xiang, Tao-Tao Zhu
A Dedicated Greedy Short Path Padding Solution Method for Error Resilient Circuit Designs. IEEE Access 8 (2020)
Huibin Wang, Chunqiang Li, Jianyi Meng, Xiaoyan Xiang
SCSE: Boosting Symbolic Execution via State Concretization. IEICE Trans. Inf. Syst. (8) (2019)
Jiaquan Wu, Feiteng Li, Zhijian Chen, Xiaoyan Xiang
A 3.89-GOPS/mW Scalable Recurrent Neural Network Processor With Improved Efficiency on Memory and Computation. IEEE Trans. Very Large Scale Integr. Syst. 27 (12) (2019)
Menghan Jia, Feiteng Li, Zhijian Chen, Xiaoyan Xiang, Xiaolang Yan
High Noise Tolerant R-Peak Detection Method Based on Deep Convolution Neural Network. IEICE Trans. Inf. Syst. (11) (2019)
Zhijian Chen, Menghan Jia, Jiahui Luo, Tao-Tao Zhu, Xiaoyan Xiang, Jianyi Meng
A low power QRS detection processor with adaptive scaling of processing resolution. IEICE Electron. Express 15 (1) (2018)
Yande Xiang, Jiahui Luo, Tao-Tao Zhu, Sheng Wang, Xiaoyan Xiang, Jianyi Meng
ECG-Based Heartbeat Classification Using Two-Level Convolutional Neural Network and RR Interval Difference. IEICE Trans. Inf. Syst. (4) (2018)
Jiahui Luo, Zhijian Chen, Xiaoyan Xiang, Jianyi Meng
A Highly Adaptive Lossless ECG Compression ASIC for Wireless Sensors Based on Hybrid Gomlomb Coding. IEICE Trans. Inf. Syst. (3) (2018)
Yin Xu, Zhijian Chen, Xiaoyan Xiang, Jianyi Meng
An energy-efficient parallel VLSI architecture for SVM classification. IEICE Electron. Express 15 (7) (2018)
Yan He, Jianyi Meng, Zhijian Chen, Xiaoyan Xiang, Chen Chen
An effectiveness-oriented greedy heuristic for padding short paths in ultra-low supply voltage designs. IEICE Electron. Express 15 (3) (2018)
Zhijian Chen, Jiahui Luo, Kaiwen Lin, Jiaquan Wu, Tao-Tao Zhu, Xiaoyan Xiang, Jianyi Meng
An Energy-Efficient ECG Processor With Weak-Strong Hybrid Classifier for Arrhythmia Detection. IEEE Trans. Circuits Syst. II Express Briefs (7) (2018)
Sheng Wang, Chen Chen, Xiaoyan Xiang, Jianyi Meng
A metastability-immune error-resilient flip-flop for near-threshold variation-tolerant designs. IEICE Electron. Express 14 (11) (2017)
Yin Xu, Zhijian Chen, Xiaoyan Xiang, Jianyi Meng
A granular resampling method based energy-efficient architecture for heartbeat classification in ECG. IEICE Electron. Express 14 (22) (2017)
Tao-Tao Zhu, Jian-Yi Meng, Xiaoyan Xiang, Xiaolang Yan
Error-Resilient Integrated Clock Gate for Clock-Tree Power Optimization on a Wide Voltage IOT Processor. IEEE Trans. Very Large Scale Integr. Syst. 25 (5) (2017)
Zhenqiang Yong, Xiaoyan Xiang, Chen Chen, Jianyi Meng
A new error masking flip-flop with one cycle correction penalty. ASICON (2017)
Zhenqiang Yong, Xiaoyan Xiang, Chen Chen, Jianyi Meng
An Energy-Efficient and Wide-Range Voltage Level Shifter With Dual Current Mirror. IEEE Trans. Very Large Scale Integr. Syst. 25 (12) (2017)
Xiaopei Chen, Sheng Wang, Xiaoyan Xiang, Chen Chen, Jianyi Meng
A light-weight energy-efficient resilient circuit for variation tolerance. ASICON (2017)
Jiahui Luo, Zhijian Chen, Xiaoyan Xiang, Jianyi Meng, Haibin Shen
A dual-mode ECG processor with difference-insensitive QRS detection and lossless compression. IEICE Electron. Express 14 (12) (2017)
Zhan-Hui Li, Tao-Tao Zhu, Zhi-Jian Chen, Jian-Yi Meng, Xiaoyan Xiang, Xiaolang Yan
Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput. IEEE Trans. Very Large Scale Integr. Syst. 25 (2) (2017)
Sheng Wang, Chen Chen, Xiaoyan Xiang, Jian-Yi Meng
A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction. IEEE Trans. Very Large Scale Integr. Syst. 25 (7) (2017)
Tao-Tao Zhu, Xiaoyan Xiang, Chen Chen, Jianyi Meng
SGERC: a self-gated timing error resilient cluster of sequential cells for wide-voltage processor. IEICE Electron. Express 14 (8) (2017)
Jiahui Luo, Zhijian Chen, Xiaoyan Xiang, Jianyi Meng
A lifting wavelet based lossless and lossy ECG compression processor for wireless sensors. IEICE Electron. Express 14 (20) (2017)
Jing Qiu, Xiaoyan Xiang, Zhijian Chen, Jianyi Meng, Yong Ding
Ultralow power processor employing block instruction for ECG applications. IEICE Electron. Express 13 (2) (2016)
Weiwei Shan, Wentao Dai, Youhua Shi, Peng Cao, Xiaoyan Xiang
Timing monitoring paths selection for wide voltage IC. IEICE Electron. Express 13 (8) (2016)
Zhenqiang Yong, Xiaoyan Xiang, Jianyi Meng, Chen Chen
TBCT: Time-Borrowing and Clock Token based error correction and its application in microprocessor. IEICE Electron. Express 13 (20) (2016)
Ziyi Hao, Xiaoyan Xiang, Chen Chen, Jianyi Meng, Yong Ding, Xiaolang Yan
EDSU: Error detection and sampling unified flip-flop with ultra-low overhead. IEICE Electron. Express 13 (16) (2016)
Li Zhanhui, Yong Ding, Xiaolang Yan, Jianyi Meng, Xiaoyan Xiang
Light-weight one-cycle timing error correction based on hardware software co-design. IEICE Electron. Express 13 (11) (2016)
Tao-Tao Zhu, Xiaoyan Xiang, Chen Chen, Jianyi Meng
A near threshold error resilient processor based on dynamic timing error prediction and within-a-cycle timing error correction. ASICON (2015)
Ziyi Hao, Xiaoyan Xiang, Chen Chen, Jianyi Meng
A timing failure tolerance design with in-field simultaneous error detection and correction. ASICON (2015)
Sheng Wang, Xiaoyan Xiang, Chen Chen, Jianyi Meng
An energy-efficient microprocessor using multilevel error correction for timing error tolerance. ASICON (2015)
Shaolei Feng, Xiaoyan Xiang, Shaohua Kevin Zhou, Roee Lazebnik
Search for the best matching ultrasound frame based on spatial and temporal saliencies. Medical Imaging: Computer-Aided Diagnosis (2011)
Zhanzhan Liu, Lihua Yue, Peng Wei, Peiquan Jin, Xiaoyan Xiang
An adaptive block-set based management for large-scale flash memory. SAC (2009)
Xiaoyan Xiang, Lihua Yue, Zhanzhan Liu, Peng Wei
A reliable B-tree implementation over flash memory. SAC (2008)
Peng Wei, Lihua Yue, Zhanzhan Liu, Xiaoyan Xiang
Flash memory management based on predicted data expiry-time in embedded real-time systems. SAC (2008)