A near threshold error resilient processor based on dynamic timing error prediction and within-a-cycle timing error correction.