Login / Signup
Gary Grise
Publication Activity (10 Years)
Years Active: 2006-2010
Publications (10 Years): 0
</>
Publications
</>
Brion L. Keller
,
Krishna Chakravadhanula
,
Brian Foutz
,
Vivek Chickermane
,
R. Malneedi
,
Thomas J. Snethen
,
Vikram Iyengar
,
David E. Lackey
,
Gary Grise
Low cost at-speed testing using On-Product Clock Generation compatible with test compression.
ITC
(2010)
Vikram Iyengar
,
Kenneth Pichamuthu
,
Andrew Ferko
,
Frank Woytowich
,
David E. Lackey
,
Gary Grise
,
Mark Taylor
,
Mike Degregorio
,
Steven F. Oakland
An Integrated Framework for At-Speed and ATE-Driven Delay Test of Contract-Manufactured ASICs.
VTS
(2007)
Anis Uzzaman
,
Bibo Li
,
Thomas J. Snethen
,
Brion L. Keller
,
Gary Grise
Automated handling of programmable on-product clock generation (OPCG) circuitry for delay test vector generation.
ITC
(2007)
Vikram Iyengar
,
Mark Johnson
,
Theo Anemikos
,
Gary Grise
,
Mark Taylor
,
Raymond Farmer
,
Frank Woytowich
,
Bob Bassett
Design For At-Speed Structural Test And Performance Verification Of High-Performance ASICs.
CICC
(2006)
Vikram Iyengar
,
Gary Grise
,
Mark Taylor
A flexible and scalable methodology for GHz-speed structural test.
DAC
(2006)
Vikram Iyengar
,
Mark Johnson
,
Theo Anemikos
,
Bob Bassett
,
Mike Degregorio
,
Rudy Farmer
,
Gary Grise
,
Phil Stevens
,
Mark Taylor
,
Frank Woytowich
Performance verification of high-performance ASICs using at-speed structural test.
ACM Great Lakes Symposium on VLSI
(2006)
Vikram Iyengar
,
Toshihiko Yokota
,
Kazuhiro Yamada
,
Theo Anemikos
,
Bob Bassett
,
Mike Degregorio
,
Rudy Farmer
,
Gary Grise
,
Mark Johnson
,
Dave Milton
,
Mark Taylor
,
Frank Woytowich
At-Speed Structural Test For High-Performance ASICs.
ITC
(2006)