Login / Signup

Timing Verification and Delay Test Generation for Hierarchical Designs.

Arun KrishnamacharyJacob A. AbrahamRaghuram S. Tupuri
Published in: VLSI Design (2001)
Keyphrases