Login / Signup
Wen-Yu Lo
Publication Activity (10 Years)
Years Active: 1999-2015
Publications (10 Years): 1
Top Topics
M Learning
Case Study
Learning Achievement
Handheld Devices
Top Venues
IIAI-AAI
</>
Publications
</>
Kai-Hsiang Yang
,
Wen-Yu Lo
,
Shan-Shan Wu
,
Wan Ling Chang
Investigating the Effects of Mobile Learning with Cross-Age Peer Tutoring in English Learning.
IIAI-AAI
(2015)
Ming-Dou Ker
,
Wei-Jen Chang
,
Wen-Yu Lo
Low-Voltage-Triggered PNP Devices for ESD Protection Design in Mixed-Voltage I/O Interface with Over-VDD and Under-VSS Signal Levels.
ISQED
(2004)
Wen-Yu Lo
,
Ming-Dou Ker
Analysis and Prevention on NC-ball induced ESD Damages in a 683-Pin BGA Packaged Chipset IC.
Microelectron. Reliab.
43 (9-11) (2003)
Ming-Dou Ker
,
Chien-Hui Chuang
,
Kuo-Chun Hsu
,
Wen-Yu Lo
ESD Protection Design for Mixed-Voltage I/O Circuit with Substrate-Triggered Technique in Sub-Quarter-Micron CMOS Process.
ISQED
(2002)
Ming-Dou Ker
,
Wen-Yu Lo
,
Tung-Yang Chen
,
Howard Tang
,
S.-S. Chen
,
M.-C. Wang
Compact Layout Rule Extraction for Latchup Prevention in a 0.25-?m Shallow-Trench-Isolation Silicided Bulk CMOS Process.
ISQED
(2001)
Ming-Dou Ker
,
Che-Hao Chuang
,
Wen-Yu Lo
Layout design on multi-finger MOSFET for on-chip ESD protection circuits in a 0.18-μm salicided CMOS process.
ICECS
(2001)
Ming-Dou Ker
,
Wen-Yu Lo
,
Hun-Hsien Chang
Mew diode string design with very low leakage current for using in power supply ESD clamp circuits.
ISCAS
(2000)
Ming-Dou Ker
,
Wen-Yu Lo
Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-μm silicide CMOS process.
IEEE J. Solid State Circuits
35 (4) (2000)
Ming-Dou Ker
,
Wen-Yu Lo
,
Chung-Yu Wu
New experimental methodology to extract compact layout rules for latchup prevention in bulk CMOS IC's.
CICC
(1999)