Login / Signup
Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-μm silicide CMOS process.
Ming-Dou Ker
Wen-Yu Lo
Published in:
IEEE J. Solid State Circuits (2000)
Keyphrases
</>
high speed
chip design
design methodology
power dissipation
logic circuits
computer simulation
power reduction
database
databases
neural network
genetic algorithm
data structure
knowledge based systems
design process
design principles
analog circuits