Compact Layout Rule Extraction for Latchup Prevention in a 0.25-?m Shallow-Trench-Isolation Silicided Bulk CMOS Process.

Ming-Dou KerWen-Yu LoTung-Yang ChenHoward TangS.-S. ChenM.-C. Wang
Published in: ISQED (2001)
Keyphrases