Takushi Hashida

Publication Activity (10 Years)

Years Active: 2007-2018
Publications (10 Years): 1

Top Topics

Top Venues

SIGMOD Conference

Publications

Alexander van Renen, Viktor Leis, Alfons Kemper, Thomas Neumann, Takushi Hashida, Kazuichi Oe, Yoshiyasu Doi, Lilian Harada, Mitsuru Sato
Managing Non-Volatile Memory in Database Systems. SIGMOD Conference (2018)
Yoshifumi Ujibashi, Minoru Nakamura, Tsuguchika Tabaru, Takushi Hashida, Motoyuki Kawaba, Lilian Harada
Design of a Shared Memory mechanism for efficient paralell processing in PostgreSQL. IISA (2015)
Takushi Hashida, Yasumoto Tomita, Yuuki Ogata, Kosuke Suzuki, Shigeto Suzuki, Takanori Nakao, Yuji Terao, Satofumi Honda, Sota Sakabayashi, Ryuichi Nishiyama, Akihiko Konmoto, Yoshitomo Ozeki, Hiroyuki Adachi, Hisakatsu Yamaguchi, Yoichi Koyanagi, Hirotaka Tamura
A 36 Gbps 16.9 mW/Gbps transceiver in 20-nm CMOS with 1-tap DFE and quarter-rate clock distribution. VLSIC (2014)
Yoshiyasu Doi, Takayuki Shibasaki, Takumi Danjo, Win Chaivipas, Takushi Hashida, Hiroki Miyaoka, Masanori Hoshino, Yoichi Koyanagi, Takuji Yamamoto, Sanroku Tsukamoto, Hirotaka Tamura
A 32 Gb/s Data-Interpolator Receiver With Two-Tap DFE Fabricated With 28-nm CMOS Process. IEEE J. Solid State Circuits 48 (12) (2013)
Yoshiyasu Doi, Takayuki Shibasaki, Takumi Danjo, Win Chaivipas, Takushi Hashida, Hiroki Miyaoka, Masanori Hoshino, Yoichi Koyanagi, Takuji Yamamoto, Sanroku Tsukamoto, Hirotaka Tamura
32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS. ISSCC (2013)
Takushi Hashida, Yuuki Araga, Makoto Nagata
A Diagnosis Testbench of Analog IP Cores for Characterization of Substrate Coupling Strength. IEICE Trans. Electron. (6) (2011)
Takushi Hashida, Makoto Nagata
An On-Chip Waveform Capturer and Application to Diagnosis of Power Delivery in SoC Integration. IEEE J. Solid State Circuits 46 (4) (2011)
Takushi Hashida, Yuuki Araga, Makoto Nagata
A diagnosis testbench of analog IP cores against on-chip environmental disturbances. VTS (2011)
Takushi Hashida, Makoto Nagata
Chip-to-Chip Half Duplex Spiking Data Communication over Power Supply Rails. IEICE Trans. Electron. (6) (2010)
Yuuki Araga, Takushi Hashida, Makoto Nagata
An on-chip waveform capturing technique pursuing minimum cost of integration. ISCAS (2010)
Koichiro Noguchi, Takushi Hashida, Makoto Nagata
On-Chip Multi-Channel Monitoring for Analog Circuit Diagnosis in Systems-on-Chip Integration. IEICE Trans. Electron. (6) (2007)