​
Login / Signup
Jin-Fu Lin
Publication Activity (10 Years)
Years Active: 2006-2018
Publications (10 Years): 1
Top Topics
Cmos Technology
Single Chip
Multiple Domains
Linear Array
Top Venues
APCCAS
Int. J. Wirel. Mob. Comput.
CVPR Workshops
</>
Publications
</>
Jin-Fu Lin
,
Yen-Liang Lin
,
Erh-Kan King
,
Hung-Ting Su
,
Winston H. Hsu
Cross-Domain Hallucination Network for Fine-Grained Object Recognition.
CVPR Workshops
(2018)
Jin-Fu Lin
,
Peng Bai
,
Jian-Xun Wang
,
Ying Wang
,
Tao Wang
Topology algorithm based on link maintenance time for mobile ad hoc using directional antennas.
Int. J. Wirel. Mob. Comput.
8 (3) (2015)
Sheng-Hsiung Lin
,
Jin-Fu Lin
,
Guan-Ying Huang
,
Soon-Jyh Chang
A pipelined SAR ADC with loading-separating technique in 90-nm CMOS technology.
APCCAS
(2012)
Peng-Yu Chen
,
Soon-Jyh Chang
,
Chung-Ming Huang
,
Jin-Fu Lin
A 1-V CDS bandgap reference without on-chip resistors.
APCCAS
(2012)
Jin-Fu Lin
,
Hsin-Wen Ting
Digital Design-for-Diagnosis Method for Error Identification of Pipelined ADCs.
J. Electron. Test.
27 (6) (2011)
Jin-Fu Lin
,
Soon-Jyh Chang
A Low-Power Mixed-Architecture ADC with Time-Interleaved Correlated Double Sampling Technique and Power-Efficient Back-End Stages.
IEICE Trans. Electron.
(1) (2011)
Jin-Fu Lin
,
Soon-Jyh Chang
,
Te-Chieh Kung
,
Hsin-Wen Ting
,
Chih-Hao Huang
Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction.
IEEE Trans. Very Large Scale Integr. Syst.
19 (12) (2011)
Jin-Fu Lin
,
Soon-Jyh Chang
,
Chun-Cheng Liu
,
Chih-Hao Huang
A 10-bit 60-MS/s Low-Power Pipelined ADC With Split-Capacitor CDS Technique.
IEEE Trans. Circuits Syst. II Express Briefs
(3) (2010)
Jin-Fu Lin
,
Soon-Jyh Chang
,
Chih-Hao Huang
Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique.
Asian Test Symposium
(2009)
Jin-Fu Lin
,
Te-Chieh Kung
,
Soon-Jyh Chang
A Reduced Code Linearity Test Method for Pipelined A/D Converters.
ATS
(2008)
Jin-Fu Lin
,
Soon-Jyh Chang
A high speed pipelined analog-to-digital converter using modified time-shifted correlated double sampling technique.
ISCAS
(2006)