Login / Signup
Clark Roberts
Publication Activity (10 Years)
Years Active: 2008-2015
Publications (10 Years): 0
Top Topics
Nm Technology
Bi Directional
Low Cost
Hd Video
Top Venues
ISSCC
IEEE J. Solid State Circuits
VLSIC
</>
Publications
</>
Rajesh Inti
,
Sudip Shekhar
,
Ganesh Balamurugan
,
James E. Jaussi
,
Clark Roberts
,
Tzu-Chien Hsueh
,
Bryan Casper
A 0.5-to-0.75V, 3-to-8 Gbps/lane, 385-to-790 fJ/b, bi-directional, quad-lane forwarded-clock transceiver in 22nm CMOS.
VLSIC
(2015)
Tawfiq Musah
,
James E. Jaussi
,
Ganesh Balamurugan
,
Sami Hyvonen
,
Tzu-Chien Hsueh
,
Gokce Keskin
,
Sudip Shekhar
,
Joseph T. Kennedy
,
Shreyas Sen
,
Rajesh Inti
,
Mozhgan Mansuri
,
Michael Leddige
,
Bryce Horine
,
Clark Roberts
,
Randy Mooney
,
Bryan Casper
A 4-32 Gb/s Bidirectional Link With 3-Tap FFE/6-Tap DFE and Collaborative CDR in 22 nm CMOS.
IEEE J. Solid State Circuits
49 (12) (2014)
James E. Jaussi
,
Ganesh Balamurugan
,
Sami Hyvonen
,
Tzu-Chien Hsueh
,
Tawfiq Musah
,
Gökçe Keskin
,
Sudip Shekhar
,
Joseph T. Kennedy
,
Shreyas Sen
,
Rajesh Inti
,
Mozhgan Mansuri
,
Michael Leddige
,
Bryce Horine
,
Clark Roberts
,
Randy Mooney
,
Bryan Casper
26.2 A 205mW 32Gb/s 3-Tap FFE/6-tap DFE bidirectional serial link in 22nm CMOS.
ISSCC
(2014)
Tzu-Chien Hsueh
,
Ganesh Balamurugan
,
James E. Jaussi
,
Sami Hyvonen
,
Joseph T. Kennedy
,
Gökçe Keskin
,
Tawfiq Musah
,
Sudip Shekhar
,
Rajesh Inti
,
Shreyas Sen
,
Mozhgan Mansuri
,
Clark Roberts
,
Bryan Casper
26.4 A 25.6Gb/s differential and DDR4/GDDR5 dual-mode transmitter with digital clock calibration in 22nm CMOS.
ISSCC
(2014)
Mozhgan Mansuri
,
James E. Jaussi
,
Joseph T. Kennedy
,
Tzu-Chien Hsueh
,
Sudip Shekhar
,
Ganesh Balamurugan
,
Frank O'Mahony
,
Clark Roberts
,
Randy Mooney
,
Bryan Casper
A scalable 0.128-to-1Tb/s 0.8-to-2.6pJ/b 64-lane parallel I/O in 32nm CMOS.
ISSCC
(2013)
Mozhgan Mansuri
,
James E. Jaussi
,
Joseph T. Kennedy
,
Tzu-Chien Hsueh
,
Sudip Shekhar
,
Ganesh Balamurugan
,
Frank O'Mahony
,
Clark Roberts
,
Randy Mooney
,
Bryan Casper
A Scalable 0.128-1 Tb/s, 0.8-2.6 pJ/bit, 64-Lane Parallel I/O in 32-nm CMOS.
IEEE J. Solid State Circuits
48 (12) (2013)
Frank O'Mahony
,
James E. Jaussi
,
Joseph T. Kennedy
,
Ganesh Balamurugan
,
Mozhgan Mansuri
,
Clark Roberts
,
Sudip Shekhar
,
Randy Mooney
,
Bryan Casper
A 47 , ˟, 10 Gb/s 1.4 mW/Gb/s Parallel Interface in 45 nm CMOS.
IEEE J. Solid State Circuits
45 (12) (2010)
Frank O'Mahony
,
Joseph T. Kennedy
,
James E. Jaussi
,
Ganesh Balamurugan
,
Mozhgan Mansuri
,
Clark Roberts
,
Sudip Shekhar
,
Randy Mooney
,
Bryan Casper
A 47×10Gb/s 1.4mW/(Gb/s) parallel interface in 45nm CMOS.
ISSCC
(2010)
Sriram R. Vangal
,
Jason Howard
,
Gregory Ruhl
,
Saurabh Dighe
,
Howard Wilson
,
James W. Tschanz
,
David Finan
,
Arvind P. Singh
,
Tiju Jacob
,
Shailendra Jain
,
Vasantha Erraguntla
,
Clark Roberts
,
Yatin Hoskote
,
Nitin Borkar
,
Shekhar Borkar
An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS.
IEEE J. Solid State Circuits
43 (1) (2008)