A precise on-chip voltage generator for a gigascale DRAM with a negative word-line scheme.
Hitoshi TanakaMasakazu AokiTakeshi SakataShin'ichiro KimuraNarumi SakashitaHideto HidakaTadashi TachibanaKatsutaka KimuraPublished in: IEEE J. Solid State Circuits (1999)