Login / Signup

Test generation based on synthesizable VHDL descriptions.

Manzer MasudMaddu Karunaratne
Published in: EURO-DAC (1993)
Keyphrases