Login / Signup

Sequential test generation and synthesis for testability at the register-transfer and logic levels.

Abhijit GhoshSrinivas DevadasA. Richard Newton
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1993)
Keyphrases