Login / Signup
Y. Okamoto
Publication Activity (10 Years)
Years Active: 2005-2023
Publications (10 Years): 2
Top Topics
Si Sio
Gallium Arsenide
Confidence Levels
Gate Dielectrics
Top Venues
IRPS
VLSI Technology and Circuits
</>
Publications
</>
Y. Okamoto
,
Y. Komura
,
T. Mizuguchi
,
T. Saito
,
M. Ito
,
K. Kimura
,
Tatsuya Onuki
,
Yoshinori Ando
,
H. Sawai
,
T. Murakawa
,
H. Kunitake
,
Takanori Matsuzaki
,
H. Kimura
,
M. Fujita
,
M. Ikeda
,
Shunpei Yamazaki
1Mbit 1T1C 3D DRAM with Monolithically Stacked One Planar FET and Two Vertical FET Heterogeneous Oxide Semiconductor layers over Si CMOS.
VLSI Technology and Circuits
(2023)
H. Takahashi
,
Y. Okamoto
,
Toshiki Hamada
,
Y. Komura
,
S. Watanabe
,
K. Tsuda
,
H. Sawai
,
Takanori Matsuzaki
,
Yoshinori Ando
,
Tatsuya Onuki
,
H. Kunitake
,
Shunpei Yamazaki
,
D. Kobayashi
,
A. Ikuta
,
Takahiro Makino
,
Takeshi Ohshima
Soft- and Hard-Error Radiation Reliability of 228 KB $3\mathrm{T}+1\mathrm{C}$ Oxide Semiconductor Memory.
IRPS
(2023)
S. Sato
,
Y. Saikawa
,
Y. Okamoto
,
S. Nishimura
,
H. Shimizu
Parameters determination for a.c. voltage and current waveforms: IEC 61083-4 TDG Waveform analyses.
A-SSCC
(2012)
Tomohiro Nishida
,
Kazuo Eguchi
,
Y. Okamoto
,
Takayuki Warabino
,
Takeo Ohseki
,
Tadayuki Fukuhara
,
Kenji Saito
Inter-vehicle P2P communication experimental on-board terminal.
CCNC
(2005)